- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383327 > MAX1587AETL (MAXIM INTEGRATED PRODUCTS INC) High-Efficiency, Low-IQ PMICs with Dynamic Core for PDAs and Smart Phones PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX1587AETL |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | 電源管理 |
| 英文描述： | High-Efficiency, Low-IQ PMICs with Dynamic Core for PDAs and Smart Phones |
| 中文描述： | 1-CHANNEL POWER SUPPLY SUPPORT CKT, QCC40 |
| 封裝： | 6 X 6 MM, TQFN-40 |
| 文件頁數(shù)： | 22/32頁 |
| 文件大?。?/td> | 656K |
| 代理商： | MAX1587AETL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
M
High-Efficiency, Low-I
Q
PMICs with
Dynamic Core for PDAs and Smart Phones
22
______________________________________________________________________________________
Bit Transfer
One data bit is transferred during each SCL clock
cycle. The data on SDA must remain stable during the
high period of the SCL clock pulse. Changes in SDA
while SCL is high are control signals (see the
START
and STOP Conditions
section). Both SDA and SCL idle
high when the bus is not busy.
START and STOP Conditions
When the serial interface is inactive, SDA and SCL idle
high. A master device initiates communication by issu-
ing a START condition. A START condition is a high-to-
low transition on SDA with SCL high. A STOP condition
is a low-to-high transition on SDA while SCL is high
(Figure 4). A START condition from the master signals
the beginning of a transmission to the MAX1586/
MAX1587. The master terminates transmission by issu-
ing a not acknowledge followed by a STOP condition
(see the
Acknowledge Bit
section). The STOP condition
frees the bus.
When a STOP condition or incorrect address is detect-
ed, the MAX1586/MAX1587 internally disconnect SCL
from the serial interface until the next START condition,
minimizing digital noise and feedthrough.
Acknowledge Bit (ACK)
The acknowledge bit (ACK) is the ninth bit attached to
every 8-bit data word. The receiving device always
generates ACK. The MAX1586/MAX1587 generate an
ACK when receiving an address or data by pulling SDA
low during the ninth clock period. Monitoring ACK
allows for detection of unsuccessful data transfers. An
unsuccessful data transfer occurs if a receiving device
is busy or if a system fault has occurred. In the event of
an unsuccessful data transfer, the bus master should
reattempt communication at a later time.
Serial Address
A bus master initiates communication with a slave
device by issuing a START condition followed by the
7-bit slave address (Table 3). When idle, the
MAX1586/MAX1587 wait for a START condition fol-
lowed by its slave address. The serial interface com-
pares each address value bit by bit, allowing the
interface to power down immediately if an incorrect
address is detected.
The LSB of the address word is the read/write (R/
W
) bit.
R/
W
indicates whether the master is writing or reading
(RD/
W
0 = write, RD/
W
1 = read). The MAX1586/
MAX1587 only support the SEND BYTE format; there-
fore, RD/
W
is required to be 0.
After receiving the proper address, the MAX1586/
MAX1587 issue an ACK by pulling SDA low for one
clock cycle. The MAX1586/MAX1587 have two user-
programmed addresses (Table 3). Address bits A6
through A1 are fixed, while A1 is controlled by SRAD.
Connecting SRAD to GND sets A1 = 0. Connecting
ADD to IN sets A1 = 1.
V3 Output Ramp-Rate Control
When V3 is dynamically changed with the serial inter-
face, the output voltage changes at a rate controlled by
a capacitor (C
RAMP
) connected from RAMP to ground.
SCL
A
B
C
D
E
F
G
H
I
J
K
SDA
t
SU:STA
t
HD:STA
t
LOW
t
HIGH
t
SU:DAT
t
HD:DAT
t
SU:STO
t
BUF
A = START CONDITION
B = MSB OF ADDRESS CLOCKED INTO SLAVE
C = LSB OF ADDRESS CLOCKED INTO SLAVE
D = R/W BIT CLOCKED INTO SLAVE
E = SLAVE PULLS SMB DATA LINE LOW
L
M
F = ACKNOWLEDGE BIT CLOCKED INTO MASTER
G = MSB OF DATA CLOCKED INTO SLAVE (OP/SUS BIT)
H = LSB OF DATA CLOCKED INTO SLAVE
I = SLAVE PULLS SMB DATA LINE LOW
J = ACKNOWLEDGE CLOCKED INTO MASTER
K = ACKNOWLEDGE CLOCK PULSE
L = STOP CONDITION, DATA EXECUTED BY SLAVE
M = NEW START CONDITION
Figure 4. I
2
C-Compatible Serial-Interface Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1586BETM | High-Efficiency, Low-IQ PMICs with Dynamic Core for PDAs and Smart Phones |
| MAX1589A | Low-Input-Voltage, 500mA LDO Regulator with RESET in SOT and TDFN |
| MAX1589AETT | Low-Input-Voltage, 500mA LDO Regulator with RESET in SOT and TDFN |
| MAX1589AEZT | Low-Input-Voltage, 500mA LDO Regulator with RESET in SOT and TDFN |
| MAX1589EZT120-T | Low-Input-Voltage, 500mA LDO Regulator with RESETin SOT and TDFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1587AETL+ | 功能描述:直流/直流開關(guān)調(diào)節(jié)器 PMICs w/Dynamic Core for PDAs RoHS:否 制造商:International Rectifier 最大輸入電壓:21 V 開關(guān)頻率:1.5 MHz 輸出電壓:0.5 V to 0.86 V 輸出電流:4 A 輸出端數(shù)量: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFN 4 x 5 |
| MAX1587AETL+T | 功能描述:直流/直流開關(guān)調(diào)節(jié)器 PMICs w/Dynamic Core for PDAs RoHS:否 制造商:International Rectifier 最大輸入電壓:21 V 開關(guān)頻率:1.5 MHz 輸出電壓:0.5 V to 0.86 V 輸出電流:4 A 輸出端數(shù)量: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFN 4 x 5 |
| MAX1587AETL-T | 功能描述:直流/直流開關(guān)調(diào)節(jié)器 PMICs w/Dynamic Core for PDAs RoHS:否 制造商:International Rectifier 最大輸入電壓:21 V 開關(guān)頻率:1.5 MHz 輸出電壓:0.5 V to 0.86 V 輸出電流:4 A 輸出端數(shù)量: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFN 4 x 5 |
| MAX1587AEVKIT | 功能描述:直流/直流開關(guān)轉(zhuǎn)換器 MAX1587A Evaluation Kit/Evaluation System RoHS:否 制造商:STMicroelectronics 最大輸入電壓:4.5 V 開關(guān)頻率:1.5 MHz 輸出電壓:4.6 V 輸出電流:250 mA 輸出端數(shù)量:2 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT |
| MAX1587AEVSYS | 功能描述:直流/直流開關(guān)轉(zhuǎn)換器 High-Efficiency Low-IQ PMICs with Dynamic Core for PDAs and Smartphones RoHS:否 制造商:STMicroelectronics 最大輸入電壓:4.5 V 開關(guān)頻率:1.5 MHz 輸出電壓:4.6 V 輸出電流:250 mA 輸出端數(shù)量:2 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。