參數(shù)資料
型號(hào)： MAX149
廠商： Maxim Integrated Products, Inc.
英文描述： +2.7V to +5.25V, Low-Power, 8-Channel, Serial 10-Bit ADCs
中文描述： +2.7V至+5.25V、低功耗、8通道、串行10位ADC
文件頁(yè)數(shù)： 11/24頁(yè)
文件大?。?/td> 221K
代理商： MAX149
M
+2.7V to +5.25V, Low-Power, 8-Channel,
S erial 10-Bit ADCs
______________________________________________________________________________________
11
Simple Software Interface
Make sure the CPU’s serial interface runs in master
mode so the CPU generates the serial clock. Choose a
clock frequency from 100kHz to 2MHz.
1) Set up the control byte for external clock mode and
call it TB1. TB1 should be of the format: 1XXXXX11
binary, where the Xs denote the particular channel
and conversion mode selected.
2) Use a general-purpose I/O line on the CPU to pull
CS
low.
3) Transmit TB1 and, simultaneously, receive a byte
and call it RB1. Ignore RB1.
4) Transmit a byte of all zeros ($00 hex) and, simulta-
neously, receive byte RB2.
5) Transmit a byte of all zeros ($00 hex) and, simulta-
neously, receive byte RB3.
6) Pull
CS
high.
Figure 6 shows the timing for this sequence. Bytes RB2
and RB3 contain the result of the conversion, padded
with one leading zero, two sub-LSB bits, and three trail-
ing zeros. The total conversion time is a function of the
serial-clock frequency and the amount of idle time
between 8-bit transfers. To avoid excessive T/H droop,
make sure the total conversion time does not exceed
120μs.
Digital Output
In unipolar input mode, the output is straight binary
(Figure 17). For bipolar input mode, the output is twos
complement (Figure 18). Data is clocked out at the
falling edge of SCLK in MSB-first format.
Cloc k Modes
The MAX148/MAX149 may use either an external
serial clock or the internal clock to perform the succes-
sive-approximation conversion. In both clock modes,
the external clock shifts data in and out of the
SSTRB
CS
SCLK
DIN
DOUT
1
4
8
12
16
20
24
START
SEL2 SEL1 SEL0
UNI/
BIP
DIF
PD1
PD0
B9
B8
B7
B6
B5
B4
B3
B2
B1
S0
S1
B0
ACQUISITION
1.5
μ
s
(f
SCLK
= 2MHz)
IDLE
FILLED WITH
ZEROS
IDLE
CONVERSION
t
ACQ
A/D STATE
RB1
RB2
RB3
Figure 6. 24-Clock External Clock Mode Conversion Timing (MICROWIRE and SPI-Compatible, QSPI-Compatible with f
SCLK
≤
2MHz)
SEL2
SEL1
SEL0
CH0
CH1
CH2
CH3
CH4
CH5
CH6
CH7
0
0
0
+
–
0
0
1
+
–
0
1
0
+
–
0
1
1
+
–
1
0
0
–
+
1
0
1
–
+
1
1
0
–
+
1
1
1
–
+
Table 3. Channel Selection in Differential Mode (SGL/
DIF
= 0)
相關(guān)PDF資料
PDF描述
MAX149BCAP +2.7V to +5.25V, Low-Power, 8-Channel, Serial 10-Bit ADCs
MAX149BEAP +2.7V to +5.25V, Low-Power, 8-Channel, Serial 10-Bit ADCs
MAX149BEPP +2.7V to +5.25V, Low-Power, 8-Channel, Serial 10-Bit ADCs
MAX148ACAP +2.7V to +5.25V, Low-Power, 8-Channel, Serial 10-Bit ADCs
MAX148AEPP +2.7V to +5.25V, Low-Power, 8-Channel, Serial 10-Bit ADCs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX14900EAGM+ 制造商:Maxim Integrated Products 功能描述:HIGH SPEED QUAD 24V DIGITAL OUTPUT WITH HIGH / LOW SIDE DRIV - Rail/Tube 制造商:Maxim Integrated Products 功能描述:IC DVR LOW/HIGH SIDE OCTAL QFN
MAX14900EAGM+T 制造商:Maxim Integrated Products 功能描述:HIGH SPEED OCTAL 24V DIGITAL OUTPUT WITH HIGH / LOW SIDE DRI - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC DVR LOW/HIGH SIDE OCTAL QFN 制造商:Maxim Integrated Products 功能描述:Quad 24V Digital Out
MAX14900SPM+ 制造商:Maxim Integrated Products 功能描述:- Rail/Tube 制造商:Maxim Integrated Products 功能描述:IC DVR LOW/HIGH SIDE OCTAL QFN 制造商:Maxim Integrated Products 功能描述:Quad 24V Digital Out
MAX1490ACPG 功能描述:RS-422/RS-485 接口 IC RoHS:否 制造商:Maxim Integrated 數(shù)據(jù)速率:1136 Kbps 工作電源電壓:3 V to 5.5 V 電源電流:5.9 mA 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-28 封裝:Tube
MAX1490ACPG+ 功能描述:RS-422/RS-485 接口 IC Isolated RS-485/422 Data Interface RoHS:否 制造商:Maxim Integrated 數(shù)據(jù)速率:1136 Kbps 工作電源電壓:3 V to 5.5 V 電源電流:5.9 mA 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-28 封裝:Tube
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*