- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383319 > MAX132ENG (MAXIM INTEGRATED PRODUCTS INC) 【18-Bit ADC with Serial Interface PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX132ENG |
| 廠(chǎng)商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類(lèi)： | ADC |
| 英文描述： | 【18-Bit ADC with Serial Interface |
| 中文描述： | 18-BIT MULTI-SLOPE ADC, SERIAL ACCESS, PDIP24 |
| 封裝： | PLASTIC, DIP-24 |
| 文件頁(yè)數(shù)： | 10/16頁(yè) |
| 文件大?。?/td> | 129K |
| 代理商： | MAX132ENG |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
M
±18-Bit ADC with S erial Interfac e
10
______________________________________________________________________________________
___________________Digital Interfac e
Serial data at DIN is sent in 8-bit packets and is shifted
into the internal 8-bit shift register with each rising edge
of SCLK. The data is then latched into either command
input register 0 or command input register 1, as deter-
mined by the LSB of the data sent, and is latched on
the rising edge of CHIP SELECT (CS) Data is clocked
out of the selected output register on each falling edge
of SCLK. D7(MSB) must be the first data bit to be shift-
ed in and is the first bit to be shifted out.
Output data is shifted out at the same time command
data is shifted in. Command data must be clocked in
on the previous 8-bit read-write cycle to receive con-
version data in the present cycle.
Since there is no internal power-on reset, initialize the
MAX132 immediately after power-up to insure correct
operation.
Table 2 defines each bit of five registers: the two com-
mand input registers, output register 0, output register
1, and the status output register.
Command Input Register 0
Register-Set Bits
Data bits D1 and D2 of command register 0 (RS1 and
RS0) determine the data to be read on the data bus.
These bits select which register outputs data to the bus.
Table 3 defines the bit values that determine which reg-
ister is read on the next cycle (Figure 9).
Read-Zero Bit
The read-zero bit allows the ADC to calibrate on com-
mand for zero offset. The read-zero bit, when set to 1,
internally shorts the inputs; when a start-conversion
command is given, the zero error is converted. Subtract
the results from the standard external measurement
conversion when the read-zero conversion ends. If the
read-zero bit is set to 0, the converter measures the
voltage between IN Hl and IN LO once a start bit is
given. Take a new zero reading periodically and when-
ever the ambient temperature, the reference voltage, or
the common-mode input voltage are changed.
Table 3. Register Set-Bit Definitions
START,
READ STATUS
CYCLE 1
REGISTER
INSTRUCTION
(DATA IN)
OUTPUT DATA
OUTPUT STATUS
REGISTER
(EOC, POLARITY, B2–B0)
READ HIGHER
BITS
CYCLE 2
REGISTER 1
( B11–B18)
READ LOWER
BITS
CYCLE 3
REGISTER 0
( B3–B10)
START,
READ STATUS
CYCLE 4
Figure 9. Instruction and Data Sequencing
RS1
0
0
1
RS0
0
1
0
DEFINITIONS
Selects Register 0; output for data bits B3–B10
Selects Register 1; output for data bits B11–B18
Selects Register 2; output status for data bits
B0–B2, polarity, sleep, integrating, EOC, and
collision bit
Invalid data
1
1
Command Input
Register 0
Command Input
Register 1
Output Register 0
RS1 = 0, RS0 = 0
Output Register 1
RS1 = 0, RS0 = 1
REGISTER
“1”
“0”
Start
Convert
Returns to
0 at EOC
Set P3
Output
“1”
50Hz
60Hz
Set P2
Output
B10
B18
MSB
Collision
B9
B17
EOC
Sleep
Awake
Set P1
Output
B8
B16
Integrating
Input
Table 2. Register Map of Input and Output Data
Read Zero
Read V
IN
Set P0
Output
Don’t Care
Don’t Care
Don’t Care
RS0*
Don’t Care
B7
B15
Sleep
B6
B14
-Polarity
RS1*
Don’t Care
B5
B13
B4
B12
DATA BIT
D4
0
1
B3
B11
Output Status
Register
RS1 = 1, RS0 = 0
“0”
No Collision Converting
Not
Integrating
Awake
+Polarity
B2
B1
B0
LSB
*Note
: Refer to Table 3.
D7
D6
D5
D3
D2
D1
D0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1332 | 3Msps/2Msps, 5V/3V, 2-Channel, True-Differential 12-Bit ADCs |
| MAX1333 | 18-Bit Bus-Interface D-Type Latches With 3-State Outputs 56-SSOP -40 to 85 |
| MAX1333ETE | 3Msps/2Msps, 5V/3V, 2-Channel, True-Differential 12-Bit ADCs |
| MAX1332ETE | 3Msps/2Msps, 5V/3V, 2-Channel, True-Differential 12-Bit ADCs |
| MAX135EPI | 15-Bit ADC with Parallel Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX132ENG+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 18-Bit .1ksps .545V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX132EVKIT-DIP | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 MAX132 Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類(lèi)型:ADC 工具用于評(píng)估:ADS130E08 接口類(lèi)型:SPI 工作電源電壓:- 6 V to + 6 V |
| MAX132EWG | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX132EWG+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 18-Bit .1ksps .545V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX132EWG+T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 18-Bit .1ksps .545V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。