- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383319 > MAX1316ECM (MAXIM INTEGRATED PRODUCTS INC) 18-Bit Buffers/Drivers With 3-State Outputs 56-SSOP -40 to 85 PDF資料下載
參數(shù)資料
| 型號： | MAX1316ECM |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | ADC |
| 英文描述： | 18-Bit Buffers/Drivers With 3-State Outputs 56-SSOP -40 to 85 |
| 中文描述： | 8-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, MS-026BBC, TQFP-48 |
| 文件頁數(shù)： | 16/27頁 |
| 文件大小： | 255K |
| 代理商： | MAX1316ECM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
M
8-/4-/2-Channel, 14-Bit, Simultaneous-Sampling ADCs
with ±10V, ±5V, and 0 to +5V Analog Input Ranges
16
______________________________________________________________________________________
To write to the configuration register, pull
CS
and
WR
low, load bits D0–D7 onto the parallel bus, and force
WR
high. The data are latched on the rising edge of
WR
(Figure 4). It is possible to write to the configuration
register at any point during the conversion sequence;
however, it is not active until the next convert-start sig-
nal. At power-up, write to the configuration register to
select the active channels before beginning a conver-
sion. Shutdown does not change the configuration reg-
ister. See the
Shutdown Mode
and the
ALLON
sections
for information about using the configuration register for
power saving.
S tarting a Conversion
To start a conversion using internal-clock mode, pull
CONVST low for at least the acquisition time (t
1
). The
T/H acquires the signal while CONVST is low, and con-
version begins on the rising edge of CONVST. An end-
of-conversion signal (
EOC
) pulses low when the first
result becomes available, and for each subsequent
result until the end of the conversion cycle. The end-of-
last-conversion signal (
EOLC
) goes low when the last
conversion result is available (Figures 5, 6, and 7).
To start a conversion using external-clock mode, pull
CONVST low for at least the acquisition time (t
1
). The T/H
acquires the signal while CONVST is low, and conversion
begins on the rising edge of CONVST. Apply an external
clock to CLK. To avoid T/H droop degrading the sampled
analog input signals, the first clock pulse should occur
within 10μs from the rising edge of CONVST, and have a
minimum clock frequency of 100kHz. The first conversion
result is available for read on the rising edge of the 17th
clock cycle, and subsequent conversions after every third
clock cycle thereafter (Figures 5, 6, and 7).
In both internal- and external-clock modes, CONVST
must be held high until the last conversion result is
read. For best operation, the rising edge of CONVST
must be a clean, high-speed, low-jitter digital signal.
Table 3 shows the total throughput as a function of the
clock frequency and the number of channels selected
for conversion. The calculations use the nominal speed
of the internal clock (10MHz) and a 200ns CONVST
pulse width.
Table 2. Configuration Register
BIT/CHANNEL
D3/CH3
PART NO.
STATE
D0/CH0
D1/CH1
D2/CH2
D4/CH4
D5/CH5
D6/CH6
D7/CH7
ON
1
1
1
1
1
1
1
1
MAX1316
MAX1320
MAX1324
OFF
0
0
0
0
0
0
0
0
ON
1
1
1
1
NA
NA
NA
NA
MAX1317
MAX1321
MAX1325
OFF
0
0
0
0
NA
NA
NA
NA
ON
1
1
NA
NA
NA
NA
NA
NA
MAX1318
MAX1322
MAX1326
OFF
0
0
NA
NA
NA
NA
NA
NA
NA = Not applicable.
Figure 4. Write Timing
D0–D7
DATA-IN
RD
CS
WR
t
2
t
5
t
6
t
14
t
15
t
7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1326ECM | 8-/4-/2-Channel, 14-Bit, Simultaneous-Sampling ADCs with 10V, 5V, and 0 to +5V Analog Input Ranges |
| MAX1318ECM | 8-/4-/2-Channel, 14-Bit, Simultaneous-Sampling ADCs with 10V, 5V, and 0 to +5V Analog Input Ranges |
| MAX1321ECM | 8-/4-/2-Channel, 14-Bit, Simultaneous-Sampling ADCs with 10V, 5V, and 0 to +5V Analog Input Ranges |
| MAX1322ECM | 8-/4-/2-Channel, 14-Bit, Simultaneous-Sampling ADCs with 10V, 5V, and 0 to +5V Analog Input Ranges |
| MAX1324ECM | 8-/4-/2-Channel, 14-Bit, Simultaneous-Sampling ADCs with 10V, 5V, and 0 to +5V Analog Input Ranges |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1316ECM+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14-Bit 8Ch 526ksps 3V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1316ECM+T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14-Bit 8Ch 526ksps 3V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1316ECM-T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX13170ECAI+ | 制造商:Maxim Integrated Products 功能描述:+5V MULTIPROTOCOL 3TX/3RX SOFTWARE-SELECTABLE CLOCK/DATA TR - Rail/Tube |
| MAX13170EEAI+ | 制造商:Maxim Integrated Products 功能描述:+5V MULTIPROTOCOL 3TX/3RX SOFTWARE-SELECTABLE CLOCK/DATA TR - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。