- 您現在的位置：買賣IC網 > PDF目錄10501 > MAX11620EEE+ (Maxim Integrated Products)IC ADC 10BIT SRL 300KSPS 16QSOP PDF資料下載
參數資料
| 型號： | MAX11620EEE+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數： | 9/21頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 10BIT SRL 300KSPS 16QSOP |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 1 |
| 位數： | 10 |
| 采樣率（每秒）： | 300k |
| 數據接口： | MICROWIRE?，QSPI?，串行，SPI? |
| 轉換器數目： | 1 |
| 功率耗散（最大）： | 667mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SSOP（0.154"，3.90mm 寬） |
| 供應商設備封裝： | 16-QSOP |
| 包裝： | 管件 |
| 輸入數目和類型： | 8 個單端，單極 |
MAX11618–MAX11621/MAX11624/MAX11625
10-Bit, 300ksps ADCs
with FIFO and Internal Reference
______________________________________________________________________________________
17
Power-Up Default State
The MAX11618–MAX11621/MAX11624/MAX11625
power up with all blocks in shutdown, including the ref-
erence. All registers power up in state 00000000,
except for the setup register, which powers up in clock
mode 10 (CKSEL1 = 1).
Output Data Format
Figures 4–7 illustrate the conversion timing for the
MAX11618–MAX11621/MAX11624/MAX11625. The 10-
bit conversion result is output in MSB-first format with
four leading zeros followed by 10-bit data and two trail-
ing zeros. DIN data is latched into the serial interface
on the rising edge of SCLK. Data on DOUT transitions
on the falling edge of SCLK. Conversions in clock
modes 00 and 01 are initiated by CNVST. Conversions
in clock modes 10 and 11 are initiated by writing an
input data byte to the conversion register. Data output
is binary.
Internally Timed Acquisitions and
Conversions Using
CNVST
Performing Conversions in Clock Mode 00
In clock mode 00, the wake-up, acquisition, conversion,
and shutdown sequences are initiated through CNVST
and performed automatically using the internal oscilla-
tor. Results are added to the internal FIFO to be read
out later. See Figure 4 for clock mode 00 timing.
Initiate a scan by setting CNVST low for at least 40ns
before pulling it high again. The MAX11618–
MAX11621/MAX11624/MAX11625 then wake up, scan
all requested channels, store the results in the FIFO,
and shut down. After the scan is complete, EOC is
pulled low and the results are available in the FIFO.
Wait until EOC goes low before pulling CS low to com-
municate with the serial interface. EOC stays low until
CS or CNVST is pulled low again.
Do not initiate a second CNVST before EOC goes low;
otherwise, the FIFO can become corrupted.
Externally Timed Acquisitions and
Internally Timed Conversions with
CNVST
Performing Conversions in Clock Mode 01
In clock mode 01, conversions are requested one at a
time using CNVST and performed automatically using the
internal oscillator. See Figure 5 for clock mode 01 timing.
Setting CNVST low begins an acquisition, wakes up the
ADC, and places it in track mode. Hold CNVST low for
at least 1.4s to complete the acquisition. If the internal
reference needs to wake up, an additional 65s is
required for the internal reference to power up.
Set CNVST high to begin a conversion. After the con-
version is complete, the ADC shuts down and pulls
EOC low. EOC stays low until CS or CNVST is pulled
low again. Wait until EOC goes low before pulling CS or
CNVST low.
If averaging is turned on, multiple CNVST pulses need
to be performed before a result is written to the FIFO.
Once the proper number of conversions has been per-
formed to generate an averaged FIFO result, as speci-
fied by the averaging register, the scan logic
automatically switches the analog input multiplexer to
the next-requested channel. The result is available on
DOUT once EOC has been pulled low.
(UP TO 514 INTERNALLY CLOCKED ACQUISITIONS AND CONVERSIONS)
CS
DOUT
MSB1
LSB1
MSB2
SCLK
CNVST
EOC
SET CNVST LOW FOR AT LEAST 40ns TO BEGIN A CONVERSION.
Figure 4. Clock Mode 00
相關PDF資料 |
PDF描述 |
|---|---|
| MAX3223EEPP+ | IC TXRX RS232 250KBPS SD 20-DIP |
| MAX11209EEE+ | IC ADC 18BIT 16QSOP |
| MAX11207EEE+ | IC ADC 20BIT 480SPS 16QSOP |
| MAX204EWE+ | IC TXRX RS-232 W/CAP 16-SOIC |
| MAX3386EEUP+ | IC TXRX RS232 250KBPS 20-TSSOP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MAX11620EEE+ | 功能描述:模數轉換器 - ADC 8Ch 10-Bit 300ksps w/FIFO & Int Ref RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX11620EEE+T | 功能描述:模數轉換器 - ADC 8Ch 10-Bit 300ksps w/FIFO & Int Ref RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX11621EEE+ | 功能描述:模數轉換器 - ADC 8Ch 10-Bit 300ksps w/FIFO & Int Ref RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX11621EEE+T | 功能描述:模數轉換器 - ADC 8Ch 10-Bit 300ksps w/FIFO & Int Ref RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX11622EEG+ | 制造商:Maxim Integrated Products 功能描述:10-BIT 300KSPS ADCS WITH FIFO AND INTERNAL REFERENCE - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。