- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299460 > MAX1110EAP (MAXIM INTEGRATED PRODUCTS INC) +2.7V, Low-Power, Multichannel, Serial 8-Bit ADCs PDF資料下載
參數(shù)資料
| 型號： | MAX1110EAP |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | ADC |
| 英文描述： | +2.7V, Low-Power, Multichannel, Serial 8-Bit ADCs |
| 中文描述： | 8-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| 封裝： | SSOP-20 |
| 文件頁數(shù)： | 8/20頁 |
| 文件大?。?/td> | 284K |
| 代理商： | MAX1110EAP |
Applications Information
Power-On Reset
When power is first applied, and if SHDN is not pulled
low, internal power-on reset circuitry activates the
MAX1110/MAX1111 in internal clock mode. SSTRB is
high on power-up and, if CS is low, the first logical 1 on
DIN is interpreted as a start bit. Until a conversion takes
place, DOUT shifts out zeros. No conversions should
be performed until the reference voltage has stabilized
(see
Electrical Characteristics).
Power-Down
When operating at speeds below the maximum sam-
pling rate, the MAX1110/MAX1111’s automatic power-
down mode can save considerable power by placing
the converters in a low-current shutdown state between
conversions. Figure 13 shows the average supply cur-
rent as a function of the sampling rate.
Select power-down with PD1 of the DIN control byte
with SHDN high or floating (Table 3). Pull SHDN low at
any time to shut down the converters completely. SHDN
overrides PD1 of the control byte. Figures 14a and 14b
illustrate the various power-down sequences in both
external and internal clock modes.
Software Power-Down
Software power-down is activated using bit PD1 of the
control byte. When software power-down is asserted, the
ADCs continue to operate in the last specified clock
mode until the conversion is complete. The ADCs then
power down into a low quiescent-current state. In internal
clock mode, the interface remains active, and conversion
results may be clocked out after the MAX1110/
MAX1111 have entered a software power-down.
The first logical 1 on DIN is interpreted as a start bit,
which powers up the MAX1110/MAX1111. If the DIN byte
contains PD1 = 1, then the chip remains powered up. If
PD1 = 0, power-down resumes after one conversion.
Hard-Wired Power-Down
Pulling SHDN low places the converters in hard-wired
power-down. Unlike software power-down, the conver-
sion is not completed; it stops coincidentally with SHDN
being brought low. SHDN also controls the state of the
internal reference (Table 5). Letting SHDN float enables
the internal 2.048V voltage reference. When returning to
normal operation with SHDN floating, there is a tRC
delay of approximately 1M
x CLOAD, where CLOAD is
the capacitive loading on the SHDN pin. Pulling SHDN
high disables the internal reference, which saves power
when using an external reference.
External Reference
An external reference between 1V and VDD should be
connected directly at the REFIN terminal. The DC input
impedance at REFIN is extremely high, consisting of
leakage current only (typically 10nA). During a conver-
sion, the reference must be able to deliver up to 20A
average load current and have an output impedance of
1k
or less at the conversion clock frequency. If the
reference has higher output impedance or is noisy,
bypass it close to the REFIN pin with a 0.1F capacitor.
If an external reference is used with the MAX1110/
MAX1111, tie SHDN to VDD to disable the internal refer-
ence and decrease power consumption.
MAX1110/MAX1111
+2.7V, Low-Power, Multichannel,
Serial 8-Bit ADCs
16
______________________________________________________________________________________
Table 5. Hard-Wired Power-Down and
Internal Reference State
SHDN
STATE
DEVICE
MODE
1
Enabled
Floating
Enabled
0
Power-Down
INTERNAL
REFERENCE
Disabled
Enabled
1000
1
010
30
50
10
100
MAX1110-fig13
SAMPLING RATE (ksps)
SUPPLY
CURRENT
(
A)
20
40
VDD = VREFIN = 3V
CLOAD AT DOUT AND SSTRB
CLOAD = 30pF
CODE = 11111111
CLOAD = 30pF
CODE = 10101010
CLOAD = 60pF
CODE = 10101010
Figure 13. Average Supply Current vs. Sampling Rate
相關PDF資料 |
PDF描述 |
|---|---|
| MAX1185ECM+ | 2-CH 10-BIT FLASH METHOD ADC, PARALLEL ACCESS, PQFP48 |
| MAX1300AEUG | 8-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 |
| MAX1300BEUG+ | 8-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 |
| MAX13208EALB-T | UNIDIRECTIONAL, SILICON, TVS DIODE |
| MAX1450CAP+T | SPECIALTY ANALOG CIRCUIT, PDSO20 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1110EAP+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 2.7V Low-Power Multi Ch Serial 8-Bit RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1110EAP+T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 2.7V Low-Power Multi Ch Serial 8-Bit RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1110EAP-T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1110EPP | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1110EPP+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 2.7V Low-Power Multi Ch Serial 8-Bit RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。