
Maxim Integrated Products 12
MAX11100
16-Bit, +5V, 200ksps ADC with 10A Shutdown
Output Coding and Transfer Function
The data output from the MAX11100 is binary and
Figure 8depicts the nominal transfer function. Code transitions
occur halfway between successive-integer LSB values
(VREF = 4.096V and 1 LSB = 63FV or 4.096V/65536).
Applications Information
External Reference
The MAX11100 requires an external reference with a
+3.8V and AVDD voltage range. Connect the external
reference directly to REF. Bypass REF to AGND with
a 4.7FF capacitor. When not using a low-ESR bypass
capacitor, use a 0.1FF ceramic capacitor in parallel with
the 4.7FF capacitor. Noise on the reference degrades
conversion accuracy.
The input impedance at REF is 40kI for DC currents.
During a conversion the external reference at REF must
deliver 100FA of DC load current and have an output
impedance of 10I or less.
For optimal performance, buffer the reference through
an op amp and bypass the REF input. Consider the
MAX11100’s equivalent input noise (38FVRMS) when
choosing a reference.
Input Buffer
Most applications require an input buffer amplifier to
achieve 16-bit accuracy. If the input signal is multiplexed,
switch the input channel immediately after acquisition,
rather than near the end of or after a conversion
(Figure 9).
This allows the maximum time for the input buffer ampli-
fier to respond to a large step change in the input signal.
The input amplifier must have a slew rate of at least 2V/Fs
to complete the required output-voltage change before
the beginning of the acquisition time.
At the beginning of the acquisition, the internal sam-
pling capacitor array connects to AIN (the amplifier
output), causing some output disturbance. Ensure that
the sampled voltage has settled before the end of the
acquisition time.
Digital Noise
Digital noise can couple to AIN and REF. The conversion
clock (SCLK) and other digital signals active during input
acquisition contribute noise to the conversion result.
Noise signals synchronous with the sampling interval
result in an effective input offset. Asynchronous signals
produce random noise on the input, whose high-frequen-
cy components can be aliased into the frequency band
of interest. Minimize noise by presenting a low imped-
ance (at the frequencies contained in the noise signal)
at the inputs. This requires bypassing AIN to AGND, or
buffering the input with an amplifier that has a small-
signal bandwidth of several MHz, or preferably both. AIN
has 4MHz (typ) of bandwidth.
Distortion
Avoid degrading dynamic performance by choosing an
amplifier with distortion much less than the MAX11100’s
total harmonic distortion (THD = -102dB at 1kHz) at
frequencies of interest. If the chosen amplifier has
insufficient common-mode rejection, which results in
degraded THD performance, use the inverting configu-
ration (positive input grounded) to eliminate errors from
this source. Low temperature-coefficient, gain-setting
resistors reduce linearity errors caused by resistance
changes due to self-heating. To reduce linearity errors
due to finite amplifier gain, use amplifier circuits with suf-
ficient loop gain at the frequencies of interest.
DC Accuracy
To improve DC accuracy, choose a buffer with an offset
much less than the MAX11100’s offset (1mV (max) for
+5V supply), or whose offset can be trimmed while main-
taining stability over the required temperature range.
Figure 8. Unipolar Transfer Function, Full Scale (FS) = VREF,
Zero Scale (ZS) = GND
OUTPUT CODE
FULL-SCALE
TRANSITION
11 . . . 111
11 . . . 110
11 . . . 101
00 . . . 011
00 . . . 010
00 . . . 001
00 . . . 000
12
3
0
FS
FS - 3/2 LSB
FS = VREF
INPUT VOLTAGE (LSB)
1 LSB = VREF
65536