- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296456 > M95040-WMN6TP (意法半導體) 4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock PDF資料下載
參數(shù)資料
| 型號： | M95040-WMN6TP |
| 廠商： | 意法半導體 |
| 元件分類： | EEPROM |
| 英文描述： | 4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock |
| 中文描述： | 4Kbit，2Kbit和1Kbit SPI總線串行EEPROM的高速時鐘 |
| 文件頁數(shù)： | 34/37頁 |
| 文件大?。?/td> | 586K |
| 代理商： | M95040-WMN6TP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁
M95040, M95020, M95010
6/37
SIGNAL DESCRIPTION
During all operations, VCC must be held stable and
within the specified valid range: VCC(min) to
VCC(max).
All of the input and output signals can be held High
or Low (according to voltages of VIH, VOH, VIL or
signals are described next.
Serial Data Output (Q). This
output
signal is
used to transfer data serially out of the device.
Data is shifted out on the falling edge of Serial
Clock (C).
Serial Data Input (D). This input signal is used to
transfer data serially into the device. It receives in-
structions, addresses, and the data to be written.
Values are latched on the rising edge of Serial
Clock (C).
Serial Clock (C). This input signal provides the
timing of the serial interface. Instructions, address-
es, or data present at Serial Data Input (D) are
latched on the rising edge of Serial Clock (C). Data
on Serial Data Output (Q) changes after the falling
edge of Serial Clock (C).
Chip Select (S). When this input signal is High,
the device is deselected and Serial Data Output
(Q) is at high impedance. Unless an internal Write
cycle is in progress, the device will be in the Stand-
by Power mode. Driving Chip Select (S) Low se-
lects the device, placing it in the Active Power
mode.
After Power-up, a falling edge on Chip Select (S)
is required prior to the start of any instruction.
Hold (HOLD). The Hold (HOLD) signal is used to
pause any serial communications with the device
without deselecting the device.
During the Hold condition, the Serial Data Output
(Q) is high impedance, and Serial Data Input (D)
and Serial Clock (C) are Don’t Care.
To start the Hold condition, the device must be se-
lected, with Chip Select (S) driven Low.
Write Protect (W). This input signal is used to
control whether the memory is write protected.
When Write Protect (W) is held Low, writes to the
memory are disabled, but other operations remain
enabled. Write Protect (W) must either be driven
High or Low, but must not be left floating.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M95320-WDW6TG | 4K X 8 FLASH 2.7V PROM, PDSO8 |
| MA-191 | MALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, CRIMP; SOLDER, PLUG |
| MA-1A1 | FEMALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, CRIMP; SOLDER, RECEPTACLE |
| MA142ATX | 0.1 A, SILICON, SIGNAL DIODE |
| MA206 | 0.1 A, 2 ELEMENT, SILICON, SIGNAL DIODE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M95040-WMN6TP/G | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4 Kbit, 2 Kbit and 1 Kbit Serial SPI bus EEPROM with high speed Clock |
| M95040-WMN6TP/S | 制造商:STMicroelectronics 功能描述:EEPROM SERL-SPI 4KBIT 512X8 3.3V/5V 8PIN SO N - Tape and Reel |
| M95040-WMN6TP/W | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95040-WMN6TP-CUT TAPE | 制造商:ST 功能描述:M95040 Series 4 Kb (512 x 8) 5.5 V Serial SPI Bus EEPROM with High-Speed Clock |
| M9505 | 制造商:Tamura Corporation of America 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。