- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄180239 > m789436 (NEC Corp.) 8-Bit Single-Chip Microcontrollers PDF資料下載
參數(shù)資料
| 型號： | m789436 |
| 廠商： | NEC Corp. |
| 元件分類： | 8位微控制器 |
| 英文描述： | 8-Bit Single-Chip Microcontrollers |
| 中文描述： | 8位單芯片微控制器 |
| 文件頁數(shù)： | 18/144頁 |
| 文件大小： | 1378K |
| 代理商： | M789436 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁
CHAPTER 5 CLOCK GENERATOR
114
User’s Manual U15075EJ1V0UM00
5.6.2 Switching between system clock and CPU clock
The following figure illustrates how the CPU clock and system clock switch.
Figure 5-8. Switching Between System Clock and CPU Clock
System clock
CPU clock
Interrupt request signal
RESET
VDD
fX
fXT
fX
Low-speed
operation
High-speed
operation
Subsystem clock
operation
High-speed operation
Wait (6.55 ms: at 5.0 MHz operation)
Internal reset operation
<1> The CPU is reset when the RESET pin is made low on power application. The effect of resetting is released
when the RESET pin is later made high, and the main system clock starts oscillating. At this time, the
oscillation stabilization time (2
15/fX) is automatically secured.
After that, the CPU starts instruction execution at the slow speed of the main system clock (1.6
s: at
5.0 MHz operation).
<2> After the time required for the VDD voltage to rise to the level at which the CPU can operate at high speed
has elapsed, bit 1 (PCC1) of the processor clock control register (PCC) and bit 4 (CSS0) of the subclock
control register (CSS) are rewritten so that high-speed operation can be selected.
<3> A drop of the VDD voltage is detected with an interrupt request signal.
The clock is switched to the
subsystem clock (at this moment, the subsystem clock must be in the oscillation stabilization status).
<4> A recover of the VDD voltage is detected with an interrupt request signal. Bit 7 (MCC) of PCC is set to 0, and
then the main system clock starts oscillating. After the time required for the oscillation to stabilize has
elapsed, PCC1 and CSS0 are rewritten so that high-speed operation can be selected again.
Caution
When the main system clock is stopped and the device is operating on the subsystem
clock, wait until the oscillation stabilization time has been secured by the program before
switching back to the main system clock.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| m789446 | 8-Bit Single-Chip Microcontrollers |
| m789456 | 8-Bit Single-Chip Microcontrollers |
| M7A3P1000-1FG144FG144 | FPGA, 1000000 GATES, PBGA144 |
| M7A3P1000-1FG144IFG144 | FPGA, 1000000 GATES, PBGA144 |
| M7A3P1000-1FG256FG256 | FPGA, 1000000 GATES, PBGA256 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M7899-E | 制造商:Leviton Manufacturing Co 功能描述: |
| M7899-HG0 | 制造商:Leviton Manufacturing Co 功能描述: |
| M-78B2.5-NZ | 制造商:MAKE-PS 制造商全稱:Make-Ps 功能描述:Single Output DC/DC Converter |
| M-78B3.3-NZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single Output DC/DC Converter,Series M-78B-NZ Up to 9.75 Watt |
| M-78B5.0-NZ | 制造商:MAKE-PS 制造商全稱:Make-Ps 功能描述:Single Output DC/DC Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。