參數(shù)資料
型號(hào)： M5M5T5636GP-20
廠商： Mitsubishi Electric Corporation
英文描述： 18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM
中文描述： 18874368位（524288 - Word的36位）網(wǎng)絡(luò)的SRAM
文件頁(yè)數(shù)： 5/23頁(yè)
文件大?。?/td> 287K
代理商： M5M5T5636GP-20
MITSUBISHI LSIs
M5M5T5636UG – 25,22,20
18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM
5
MITSUBISHI
ELECTRIC
Advanced Information
M5M5T5636UG REV.0.1
DC OPERATED TRUTH TABLE
Name
Input Status
HIGH or NC
LOW
Operation
Interleaved Burst Sequence
Linear Burst Sequence
LBO#
Note4. LBO# is DC operated pin.
Note5. NC means No Connection.
Note6. See BURST SEQUENCE TABLE about interleaved and Linear Burst Sequence.
BURST SEQUENCE TABLE
Interleaved Burst Sequence
(when LBO# = HIGH or NC)
Operation
First access, latch external address
Second access(first burst address)
Third access(second burst address)
Fourth access(third burst address)
A18~A2
A18~A2
latched A18~A2
latched A18~A2
latched A18~A2
A1,A0
0 , 0
0 , 1
1 , 0
1 , 1
0 , 1
0 , 0
1 , 1
1 , 0
1 , 0
1 , 1
0 , 0
0 , 1
1 , 1
1 , 0
0 , 1
0 , 0
Linear Burst Sequence
(when LBO# = LOW)
Operation
A18~A2
A1,A0
First access, latch external address
Second access(first burst address)
Third access(second burst address)
Fourth access(third burst address)
Note7. The burst sequence wraps around to its initial state upon completion.
A18~A2
latched A18~A2
latched A18~A2
latched A18~A2
0 , 0
0 , 1
1 , 0
1 , 1
0 , 1
1 , 0
1 , 1
0 , 0
1 , 0
1 , 1
0 , 0
0 , 1
1 , 1
0 , 0
0 , 1
1 , 0
TRUTH TABLE
E1#
E2
E3#
ZZ
ADV
W#
BWx#
G#
CKE#
CLK
DQ
Address
used
Operation
H
X
X
X
L
X
L
X
L
X
L
X
X
X
X
L
X
X
H
X
H
X
H
X
H
X
X
X
X
X
H
X
L
X
L
X
L
X
L
X
X
X
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
L
L
H
L
H
L
H
L
H
L
H
X
X
X
X
X
X
H
X
H
X
L
X
L
X
X
X
X
X
X
X
X
X
X
X
L
L
H
H
X
X
X
X
X
X
L
L
H
H
X
X
X
X
X
X
L
L
L
L
L
L
L
L
L
L
L
L
H
X
L->H
High-Z
None
Deselect Cycle
Deselect Cycle
Deselect Cycle
Continue Deselect Cycle
Read Cycle, Begin Burst
Read Cycle, Continue Burst
NOP/Dummy Read, Begin Burst
Dummy Read, Continue Burst
Write Cycle, Begin Burst
Write Cycle, Continue Burst
NOP/Write Abort, Begin Burst
Write Abort, Continue Burst
Ignore Clock edge, Stall
Snooze Mode
L->H
L->H
High-Z
High-Z
None
None
L->H
High-Z
None
L->H
L->H
Q
Q
External
Next
L->H
High-Z
External
L->H
High-Z
Next
L->H
D
External
L->H
D
Next
L->H
L->H
High-Z
High-Z
None
Next
L->H
-
Current
X
High-Z
None
Note8. X means "don't care". H means logic HIGH. L means logic LOW.
Note9. BWx#=H means all Synchronous Byte Write Enables (BWa#,BWb#,BWc#,BWd#) are HIGH. BWx#=L means one or more
Synchronous Byte Write Enables are LOW.
Note10. All inputs except G# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
相關(guān)PDF資料
PDF描述
M5M5W416CWG-85HI 4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM
M61311SP I2C BUS CONTROLLED VIDEO PRE-AMP FOR HIGH RESOLUTION COLOR DISPLAY
M61316SP I2C BUS CONTROLLED VIDEO PRE-AMP FOR HIGH RESOLUTION COLOR DISPLAY
M61506FP Peak hold IC for 5 band spectrum analyzer displays
M61516FP MITSUBISHI SOUND PROCESSOR ICs 7.1ch ELECTRONIC VOLUME WITH 10 INPUT SELECTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M5M5T5636GP-22 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:MITSUBISHI LSIs 18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM
M5M5T5636GP-25 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:MITSUBISHI LSIs 18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM
M5M5T5636UG 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:MITSUBISHI LSIs 18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM
M5M5T5636UG-20 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:MITSUBISHI LSIs 18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM
M5M5T5636UG-22 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:MITSUBISHI LSIs 18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*