- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45050 > M48T201Y-70MH1E (STMICROELECTRONICS) 1 TIMER(S), REAL TIME CLOCK, PDSO44 PDF資料下載
參數(shù)資料
| 型號(hào)： | M48T201Y-70MH1E |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 時(shí)鐘/數(shù)據(jù)恢復(fù)及定時(shí)提取 |
| 英文描述： | 1 TIMER(S), REAL TIME CLOCK, PDSO44 |
| 封裝： | SNAPHAT, ROHS COMPLIANT, PLASTIC, SOIC-44 |
| 文件頁數(shù)： | 5/37頁 |
| 文件大?。?/td> | 311K |
| 代理商： | M48T201Y-70MH1E |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
M48T201Y, M48T201V
Operation
Table 3.
Read mode AC characteristics
2.3
Write mode
The M48T201Y/V is in the WRITE mode whenever W (WRITE enable) and E (chip enable)
are low state after the address inputs are stable. The start of a WRITE is referenced from
the latter occurring falling edge of W or E. A WRITE is terminated by the earlier rising edge
of W or E. The addresses must be held valid throughout the cycle. E or W must return high
for a minimum of tEHAX from chip enable or tWHAX from WRITE enable prior to the initiation
of another READ or WRITE cycle. Data-in must be valid tDVWH prior to the end of WRITE
and remain valid for tWHDX afterward. G should be kept high during WRITE cycles to avoid
bus contention; although, if the output bus has been activated by a low on E and G a low on
W will disable the outputs tWLQZ after W falls.
When the address value presented to the M48T201Y/V during the WRITE is in the range of
7FFFFh-7FFF0h, one of the on-board TIMEKEEPER registers will be selected and data
will be written into the device. When the address value presented to M48T201Y/V is outside
the range of TIMEKEEPER registers, an external SRAM location is selected.
Symbol
Parameter(1)
1.
Valid for ambient operating temperature: TA = 0 to 70°C; VCC = 4.5 to 5.5 V or 3.0 to 3.6 V (except where
noted).
M48T201Y
M48T201V
Unit
–70
–85
Min
Max
Min
Max
tAVAV
READ cycle time
70
85
ns
tAVQV
Address valid to output valid
70
85
ns
tELQV
Chip enable low to output valid
70
85
ns
tGLQV
Output enable low to output valid
25
35
ns
tELQX
(2)
2.
CL = 5 pF.
Chip enable low to output transition
5
ns
tGLQX
Output enable low to output transition
0
ns
tEHQZ
Chip enable high to output Hi-Z
20
25
ns
tGHQZ
Output enable high to output Hi-Z
20
25
ns
tAXQX
Address transition to output transition
5
ns
tAOEL
External SRAM address to GCON low
20
30
ns
tAOEH
Supervisor SRAM address to GCON high
20
30
ns
tEPD
E to ECON low or high
10
15
ns
tOERL
G low to GCON low
15
20
ns
tRO
G high to GCON high
10
15
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M48T201V-85MH6TR | 1 TIMER(S), REAL TIME CLOCK, PDSO44 |
| M48T201Y-70MH6 | 1 TIMER(S), REAL TIME CLOCK, PDSO44 |
| M48T201Y-70MHTR | 1 TIMER(S), REAL TIME CLOCK, PDSO44 |
| M48T212V-70MH1 | 0 TIMER(S), REAL TIME CLOCK, PDSO44 |
| M48T212V-70MH6TR | 0 TIMER(S), REAL TIME CLOCK, PDSO44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M48T201Y-70MH1F | 功能描述:監(jiān)控電路 SRAM TK Controller RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| M48T201Y-70MH1TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 or 3.3V TIMEKEEPER㈢ supervisor |
| M48T201Y-80MH1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 or 3.3 V TIMEKEEPER? supervisor |
| M48T201Y-80MH1E | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 or 3.3 V TIMEKEEPER? supervisor |
| M48T201Y-80MH1F | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 or 3.3 V TIMEKEEPER? supervisor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。