- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄180218 > M470L6524BU0-CB0 64M X 64 DDR DRAM MODULE, 0.75 ns, ZMA200 PDF資料下載
參數(shù)資料
| 型號(hào)： | M470L6524BU0-CB0 |
| 元件分類： | DRAM |
| 英文描述： | 64M X 64 DDR DRAM MODULE, 0.75 ns, ZMA200 |
| 封裝： | ROHS COMPLIANT, SODIMM-200 |
| 文件頁數(shù)： | 9/20頁 |
| 文件大?。?/td> | 284K |
| 代理商： | M470L6524BU0-CB0 |
DDR SDRAM
256MB, 512MB, 1GB Unbuffered SODIMM
Rev. 1.5 June 2005
(V=Valid, X=Don
′t Care, H=Logic High, L=Logic Low)
Note :
1. OP Code : Operand Code. A0 ~ A12 & BA0 ~ BA1 : Program keys. (@EMRS/MRS)
2. EMRS/ MRS can be issued only at all banks precharge state. A new command can be issued 2 clock cycles after EMRS or MRS.
3. Auto refresh functions are same as the CBR refresh of DRAM.
The automatical precharge without row precharge command is meant by "Auto".
Auto/self refresh can be issued only at all banks precharge state.
4. BA0 ~ BA1 : Bank select addresses.
If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.
If BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank B is selected.
If BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank C is selected.
If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.
5. If A10/AP is "High" at row precharge, BA0 and BA1 are ignored and all banks are selected.
6. During burst write with auto precharge, new read/write command can not be issued.
Another bank read/write command can be issued after the end of burst.
New row active of the associated bank can be issued at tRP after the end of burst.
7. Burst stop command is valid at every burst length.
8. DM sampled at the rising and falling edges of the DQS and Data-in are masked at the both edges (Write DM latency is 0).
9. This combination is not defined for any function, which means "No Operation(NOP)" in DDR SDRAM.
COMMAND
CKEn-1
CKEn
CS
RAS
CAS
WE
BA0,1
A10/AP
A0 ~ A9
A11, A12
Note
Register
Extended MRS
H
X
L
OP CODE
1, 2
Register
Mode Register Set
H
X
L
OP CODE
1, 2
Refresh
Auto Refresh
H
LL
L
H
X
3
Self
Refresh
Entry
L
3
Exit
L
H
LH
HH
X
3
HX
X
3
Bank Active & Row Addr.
H
X
L
H
V
Row Address
(A0~A9, A11,A12)
Read &
Column Address
Auto Precharge Disable
HX
L
H
L
H
V
L
Column
Address
4
Auto Precharge Enable
H
4
Write &
Column Address
Auto Precharge Disable
HX
L
H
L
V
L
Column
Address
4
Auto Precharge Enable
H
4, 6
Burst Stop
H
X
L
H
L
X
7
Precharge
Bank Selection
HX
L
H
L
VL
X
All Banks
X
H
5
Active Power Down
Entry
H
L
HX
X
LV
V
Exit
L
H
X
Precharge Power Down Mode
Entry
H
L
HX
X
LH
HH
Exit
L
H
HX
X
LV
V
DM
H
X
8
No operation (NOP) : Not defined
H
X
HX
X
9
LH
HH
9
16.0 Command Truth Table
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M48T129V-70CS1 | 0 TIMER(S), REAL TIME CLOCK, PDSO32 |
| M48T8-150PC1 | REAL TIME CLOCK, PDIP28 |
| M48Z02-150PC6 | 2K X 8 NON-VOLATILE SRAM MODULE, 150 ns, PDIP24 |
| M49142/05-0016 | PANEL MOUNT, CABLE TERMINATED, FEMALE, TRIAXIAL CONNECTOR, CRIMP, RECEPTACLE |
| M49142/05-0116 | PANEL MOUNT, CABLE TERMINATED, FEMALE, TRIAXIAL CONNECTOR, CRIMP, RECEPTACLE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M470L6524CU0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM Unbuffered Module 18 4 pin Unbuffered Module based on 512Mb C-die |
| M470L6524CU0-CA2 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM Unbuffered Module 18 4 pin Unbuffered Module based on 512Mb C-die |
| M470L6524CU0-CB0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM Unbuffered Module 18 4 pin Unbuffered Module based on 512Mb C-die |
| M470L6524CU0-CB3 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM Unbuffered Module 18 4 pin Unbuffered Module based on 512Mb C-die |
| M470L6524CU0-CB300 | 制造商:Samsung Semiconductor 功能描述:512 DDR SDRAM MODUL X64 TSOP2-400(LF) - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。