- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359726 > M38855F7-HP (Renesas Technology Corp.) SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號(hào)： | M38855F7-HP |
| 廠(chǎng)商： | Renesas Technology Corp. |
| 英文描述： | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| 中文描述： | 單芯片8位CMOS微機(jī) |
| 文件頁(yè)數(shù)： | 53/103頁(yè) |
| 文件大?。?/td> | 1580K |
| 代理商： | M38855F7-HP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)當(dāng)前第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)
3885 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
52
Basic Operation of LPC Interface
Set up steps for LPC interface is as below.
Set the LPC interface enable bit (bit3 of LPCCON) to
“
1
”
.
Choose which data bus buffer channel use.
Set the data bus buffer i enable bit (i = 0, 1) (bit 4 or 5 of
LPCCON) to
“
1
”
.
Set the slave address to LPCi address register L and H (i = 0, 1)
(LPC0ADL, LPC0ADH, LPC1ADL, LPC1ADH).
(1) Example of I/O write cycle
The I/O write cycle timing is shown in Figure 48. The standard
transfer cycle number of I/O write cycle is 13. The communication
starts from the falling edge of LFRAME.
The data on LAD [3:0] is monitored at every rising edge of LCLK.
1
st
clock: The last clock when LFRAME is
“
Low
”
. The host send
“
0000
2
”
on LAD [3:0] for communication start.
2
nd
clock: LFRAME is
“
High
”
. The host send
“
001X
2
”
on LAD
[3:0] to inform the cycle type as I/O write.
From 3
rd
clock to 6
th
clock : In these four cycles , the host sends
16-bit slave address. The 3885 compares it with the LPCi ad-
dress register H and L (i = 0, 1).
3
rd
clock: The slave address bit [15:12].
4
th
clock: The slave address bit [11:8].
5
th
clock: The slave address bit [7:4].
6
th
clock: The slave address bit [3:0].
7
th
clock and 8
th
clock are used for one data byte transfer. The
data is written to the input data bus buffer (DBBINi, i = 0, 1)
7
th
clock: The host sends the data bit [3:0].
8
th
clock: The host sends the data bit [7:4].
9
th
clock and 10
th
clock are for turning the communication direc-
tion from the host
→
the peripheral to the slave
→
the host.
9
th
clock: The host outputs
“
1111
2
”
on LAD [3:0].
10
th
clock: The LAD [3:0] is set to tri-state by the host to
turn the communication direction.
11
th
clock: The 3885 outputs
“
0000
2
”
(SYNC OK) to LAD [3:0] for
acknowledgment.
12
th
clock: The 3885 outputs
“
1111
2
”
to LAD [3:0]. In this timing
the address bit 2 is latched to XA2i (bit3 of DBBSTSi),
IBFi (bit 1 of DBBSTSi) is set to
“
1
”
and IBF interrupt
signal is generated.
13
th
clock: The LAD [3:0] is set to tri-state by the host to turn the
communication direction.
(2) Example for I/O read cycle
The I/O read cycle timing is shown in Figure 49. The standard
transfer cycle number of I/O read cycle is 13. The data on LAD
[3:0] is monitored at every rising edge of LCLK. The communica-
tion starts from the falling edge of LFRAME.
1
st
clock: The last clock when LFRAME is
“
Low
”
. The host sends
“
0000
2
”
on LAD [3:0] for communication start.
2
nd
clock: LFRAME is
“
High
”
. The host sends
“
000X
2
”
on LAD
[3:0] to inform the cycle type as I/O read.
From 3
rd
clock to 6th clock: In these four cycles , the host sends
16-bit slave address. The 3885 compares it with the LPCi ad-
dress register H or L (i = 0, 1).
3
rd
clock: The slave address bit [15:12].
4
th
clock: The slave address bit [11:8].
5
th
clock: The slave address bit [7:4].
6
th
clock: The slave address bit [3:0].
7
th
clock and 8
th
clock are used for turning the communication di-
rection from the host
→
the peripheral to the peripheral
→
the host.
7
th
clock: The host outputs
“
1111
2
”
on LAD [3:0].
8
th
clock: The LAD [3:0] is set to tri-state by the host to
turn the communication direction.
9
th
clock: The 3885 outputs
“
0000
2
”
(SYNC OK) to LAD [3:0] for
acknowledgment.
10
th
clock and 11
th
clock are used for one data byte transfer from
the output data bus buffer i (DBBOUTi) or data bus buffer status
register i (DBBSTSi).
10
th
clock: The 3885 sends the data bit [3:0].
11
th
clock: The 3885 sends the data bit [7:4].
12
th
clock: The 3885 outputs
“
1111
2
”
to LAD [3:0]. In this timing
OBFi (bit 2 of DBBSTSi) is cleared to
“
0
”
and OBE
interrupt signal is generated.
13
th
clock: The LAD [3:0] is set to tri-state by the host to turn the
communication direction.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M38855FA-HP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38855FB-HP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38855FE-HP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38855FF-HP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38855M7-XXXHP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M38855F8-HP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38855F9-HP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38855FA-HP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38855FB-HP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38855FC-HP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。