- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359678 > M38853FE-HP (Renesas Technology Corp.) SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號： | M38853FE-HP |
| 廠商： | Renesas Technology Corp. |
| 英文描述： | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| 中文描述： | 單芯片8位CMOS微機(jī) |
| 文件頁數(shù)： | 39/103頁 |
| 文件大?。?/td> | 1580K |
| 代理商： | M38853FE-HP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁
38
3885 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
Fig. 34 Structure of I
2
C control register
[I
2
C Control Register (S1D)] 0015
16
The I
2
C control register (S1D) controls data communication for-
mat.
Bits 0 to 2: Bit counter (BC0–BC2)
These bits decide the number of bits for the next 1-byte data to be
transmitted. The I
2
C interrupt request signal occurs immediately
after the number of count specified with these bits (ACK clock is
added to the number of count when ACK clock is selected by ACK
bit (bit 7 of S2)) have been transferred, and BC0 to BC2 are re-
turned to
“
000
2
”
.
Also when a START condition is received, these bits become
“
000
2
”
and the address data is always transmitted and received in
8 bits.
Bit 3: I
2
C interface enable bit (ES0)
This bit enables to use the multi-master I
2
C BUS interface. When
this bit is set to
“
0
”
, the use disable status is provided, so that the
S
DA
and the S
CL
become high-impedance. When the bit is set to
“
1
”
, use of the interface is enabled.
When ES0 =
“
0
”
, the following is performed.
PIN =
“
1
”
, BB =
“
0
”
and AL =
“
0
”
are set (which are bits of the I
2
C
status register at S1 ).
Writing data to the I
2
C data shift register (S0) is disabled.
Bit 4: Data format selection bit (ALS)
This bit decides whether or not to recognize slave addresses.
When this bit is set to
“
0
”
, the addressing format is selected, so
that address data is recognized. When a match is found between
a slave address and address data as a result of comparison or
when a general call (refer to
“
I
2
C Status Register
”
, bit 1) is re-
ceived, transfer processing can be performed. When this bit is set
to
“
1
”
, the free data format is selected, so that slave addresses are
not recognized.
Bit 5: Addressing format selection bit (10BIT SAD)
This bit selects a slave address specification format. When this bit
is set to
“
0
”
, the 7-bit addressing format is selected. In this case,
only the high-order 7 bits (slave address) of the I
2
C address regis-
ter (S0D) are compared with address data. When this bit is set to
“
1
”
, the 10-bit addressing format is selected, and all the bits of the
I
2
C address register are compared with address data.
Bit 6: System clock stop selection bit (CLKSTP)
When executing the WIT or STP instruction, this bit selects the
condition of system clock provided to the multi-master I
2
C-BUS in-
terface. When this bit is set to
“
0
”
, system clock and operation of
the multi-master I
2
C-BUS interface stop by executing the WIT or
STP instruction.
When this bit is set to
“
1
”
, system clock and operation of the multi-
master I
2
C-BUS interface do not stop even when the WIT
instruction is executed.
When the system clock stop selection bit is
“
1
”
, do not execute the
STP instruction.
Bit 7: I
2
C-BUS interface pin input level selection bit
This bit selects the input level of the S
CL
and S
DA
pins of the multi-
master I
2
C-BUS interface.
b7
TISS
CLK
STP
10 BIT
SAD
ALS ES0 BC2 BC1 BC0
b0
System clock stop selection bit
0 : System clock stop
when executing WIT
or STP instruction
1 : Not system clock
stop when executing
WIT instruction
(Do not use the STP
instruction.)
I
2
C control register
(S1D : address 0015
16
)
Bit counter (Number of
transmit/receive bits)
b2 b1 b0
0
0
0 : 8
0
0
1 : 7
0
1
0 : 6
0
1
1 : 5
1
0
0 : 4
1
0
1 : 3
1
1
0 : 2
1
1
1 : 1
I
2
C-BUS interface
enable bit
0 : Disabled
1 : Enabled
Data format selection bit
0 : Addressing format
1 : Free data format
Addressing format selection bit
0 : 7-bit addressing format
1 : 10-bit addressing format
I
2
C-BUS interface pin input
level selection bit
0 : CMOS input
1 : SMBUS input
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M38853FF-HP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38853M1-XXXHP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38853MB-XXXHP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38853MD-XXXHP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38853MF-XXXHP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M38853FF-HP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38853M1-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38853M2-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38853M3-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38853M4-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。