參數(shù)資料
型號: M38851M2-XXXHP
廠商: Renesas Technology Corp.
英文描述: Dual 2.7-V High Slew Rate Rail-To-Rail Output Operational Amplifier 8-SOIC 0 to 70
中文描述: 單芯片8位CMOS微機
文件頁數(shù): 101/103頁
文件大?。?/td> 1580K
代理商: M38851M2-XXXHP
3885 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
96
Table 37 Timing requirements
(VCC = 3.3 V ± 0.3V, VSS = 0 V, Ta = –20 to 85 °C, unless otherwise noted)
Reset input “L” pulse width
Main clock input cycle time
Main clock input “H” pulse width
Main clock input “L” pulse width
Sub-clock input cycle time
Sub-clock input “H” pulse width
Sub-clock input “L” pulse width
CNTR0, CNTR1 input cycle time
CNTR0, CNTR1 input “H” pulse width
CNTR0, CNTR1 input “L” pulse width
tW(RESET)
tC(XIN)
tWH(XIN)
tWL(XIN)
tC(XCIN)
tWH(XCIN)
tWL(XCIN)
tC(CNTR)
tWH(CNTR)
tWL(CNTR)
tWH(INT)
tWL(INT)
Limits
tc(XIN)
ns
s
ns
Parameter
Min.
16
125
50
20
5
200
80
Typ.
Max.
Symbol
Unit
Note : When bit 6 of SIOCON is “1” (clock synchronous).
Divide this value by four when bit 6 of SIOCON is “0” (UART).
tC(SCLK1)
tWH(SCLK1)
tWL(SCLK1)
tsu(RxD-SCLK1)
th(SCLK1-RxD)
Serial I/O clock input cycle time (Note)
Serial I/O clock input “H” pulse width (Note)
Serial I/O clock input “L” pulse width (Note)
Serial I/O input setup time
Serial I/O input hold time
INT0, INT1, INT20, INT30, INT40, INT21, INT31, INT41
input “H” pulse width
INT0, INT1, INT20, INT30, INT40, INT21, INT31, INT41
input “L” pulse width
800
370
220
100
ns
Table 38 Switching characteristics
(VCC = 3.3 V ± 0.3V, VSS = 0 V, Ta = –20 to 85 °C, unless otherwise noted)
Serial I/O clock output “H” pulse width
Serial I/O clock output “L” pulse width
Serial I/O output delay time (Note 1)
Serial I/O output valid time (Note 1)
Serial I/O clock output rising time
Serial I/O clock output falling time
CMOS output rising time (Note 2)
CMOS output falling time (Note 2)
tWH (SCLK)
tWL (SCLK)
td (SCLK-TXD)
tV (SCLK-TXD)
tr (SCLK)
tf (SCLK)
tr (CMOS)
tf (CMOS)
Limits
ns
Parameter
Min.
tC(SCLK)/2–30
–30
Typ.
10
Max.
140
30
Symbol
Unit
Notes 1: When the P45/TXD P-channel output disable bit (bit 4 of UARTCON) is “0”.
2: The XOUT pin is excluded.
Test
conditions
Fig. 90
相關PDF資料
PDF描述
M38851M3-XXXHP Dual 2.7-V High Slew Rate Rail-To-Rail Output Operational Amplifier 8-SOIC 0 to 70
M38851M4-XXXHP Dual 2.7-V High Slew Rate Rail-To-Rail Output Operational Amplifier 8-MSOP 0 to 70
M38851M8-XXXHP Dual 2.7-V High Slew Rate Rail-To-Rail Output Operational Amplifier 8-MSOP 0 to 70
M38851MC-XXXHP Dual 2.7-V High Slew Rate Rail-To-Rail Output Operational Amplifier 8-MSOP 0 to 70
M38852F5-HP Dual 2.7-V High Slew Rate Rail-To-Rail Output Operational Amplifier 8-MSOP 0 to 70
相關代理商/技術參數(shù)
參數(shù)描述
M38851M3-XXXHP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38851M4-XXXHP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38851M5-XXXHP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38851M6-XXXHP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38851M7-XXXHP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER