
1-58
3874 Group User’s Manual
HARDWARE
FUNCTIONAL DESCRIPTION
[Receive control register (RXDCON)] 002D16
The receive control register has 7 bits and consists of the receive
control and receive status flags.
[Receive status register (RXDSTS)] 002E16
The receive status register has 8 bits and consists of the receive
error flag and receive interrupt request flags.
Fig. 57 Structure of receive control register
Fig. 58 Structure of receive status register
Receive control register
(RXDCON : address 002D16)
Arbitrary bits: defined according to each
communication protocol specification confirmation.
Not used (return “0” when read)
Arbitrary bits: defined according to each
communication protocol specification confirmation.
b7
b0
Receive status register
(RXDSTS : address 002E16)
Arbitrary bits: defined according to each communication protocol
specification confirmation.
Receive bus interrupt source 1 request bit
Receive bus interrupt source 2 request bit
Arbitrary bits: defined according to each communication protocol
specification confirmation.
Receive bus interrupt source 3 request bit
b7
b0
When a receive bus interrupt source request bit is “1”, an interrupt request occurs.
The name and function of each receive bus interrupt source is defined according to
the communication protocol specification confirmation.