- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370905 > M38257M8-080FP (Mitsubishi Electric Corporation) SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號： | M38257M8-080FP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| 中文描述： | 單芯片8位CMOS微機(jī) |
| 文件頁數(shù)： | 18/70頁 |
| 文件大?。?/td> | 607K |
| 代理商： | M38257M8-080FP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
3825 Group
18
Remarks
Non-maskable
External interrupt
(active edge selectable)
External interrupt
(active edge selectable)
Valid when serial I/O is selected
Valid when serial I/O is selected
External interrupt
(active edge selectable)
External interrupt
(active edge selectable)
External interrupt
(active edge selectable)
External interrupt
(active edge selectable)
External interrupt
(valid when an “L” level is applied)
Valid when A-D interrupt is
selected
Non-maskable software interrupt
Interrupt Request
Generating Conditions
At reset
At detection of either rising or
falling edge of INT
0
input
At detection of either rising or
falling edge of INT
1
input
At completion of serial I/O data
reception
At completion of serial I/O transmit
shift or when transmission buffer is
empty
At timer X underflow
At timer Y underflow
At timer 2 underflow
At timer 3 underflow
At detection of either rising or
falling edge of CNTR
0
input
At detection of either rising or
falling edge of CNTR
1
input
At timer 1 underflow
At detection of either rising or
falling edge of INT
2
input
At detection of either rising or
falling edge of INT
3
input
At falling of conjunction of input
level for port P2 (at input mode)
At falling of ADT input
At completion of A-D conversion
At BRK instruction execution
Valid when ADT interrupt is selected
External interrupt
(Valid at falling)
Notes 1
: Vector addresses contain interrupt jump destination addresses.
2
: Reset function in the same way as an interrupt with the highest priority.
INTERRUPTS
I
nterrupts occur by seventeen sources: eight external, eight inter-
nal, and one software.
Interrupt Control
Each interrupt is controlled by an interrupt request bit, an interrupt
enable bit, and the interrupt disable flag except for the software in-
terrupt set by the BRK instruction. An interrupt occurs if the corre-
sponding interrupt request and enable bits are “1” and the inter-
rupt disable flag is “0”.
Interrupt enable bits can be set or cleared by software.
Interrupt request bits can be cleared by software, but cannot be
set by software.
The BRK instruction cannot be disabled with any flag or bit. The I
flag disables all interrupts except the BRK instruction interrupt.
When several interrupts occur at the same time, the interrupts are
received according to priority.
Interrupt Operation
By acceptance of an interrupt, the following operations are auto-
matically performed:
1. The contents of the program counter and the processor status
register are automatically pushed onto the stack.
2. The interrupt disable flag is set and the corresponding interrupt
request bit is cleared.
3. The interrupt jump destination address is read from the vector
table into the program counter.
I
Notes
When the active edge of an external interrupt (INT
0
–INT
3
, CNTR
0
,
or CNTR
1
) is changed, the corresponding interrupt request bit
may also be set. Therefore, please take following sequence:
(1) Disable the external interrupt which is selected
(2) Change the active edge selection (use the timer X mode reg-
ister for CNTR
0
, the timer Y mode register for CNTR
1
)
(3) Clear the interrupt request bit which is selected to “0”
(4) Enable the external interrupt which is selected.
Interrupt Source
Reset (Note 2)
INT
0
INT
1
Serial I/O
reception
Serial I/O
transmission
Timer X
Timer Y
Timer 2
Timer 3
CNTR
0
CNTR
1
Timer 1
INT
2
INT
3
Key input
(Key-on wake up)
ADT
A-D conversion
BRK instruction
Low
FFFC
16
FFFA
16
FFF8
16
FFF6
16
FFF4
16
FFF2
16
FFF0
16
FFEE
16
FFEC
16
FFEA
16
FFE8
16
FFE6
16
FFE4
16
FFE2
16
FFE0
16
FFDE
16
FFDC
16
High
FFFD
16
FFFB
16
FFF9
16
FFF7
16
FFF5
16
FFF3
16
FFF1
16
FFEF
16
FFED
16
FFEB
16
FFE9
16
FFE7
16
FFE5
16
FFE3
16
FFE1
16
FFDF
16
FFDD
16
Table 7. Interrupt vector addresses and priority
Priority
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
Vector Addresses (Note 1)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M38257M8-140GP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38257M8D090FP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38272E5MXXXFP | Single, Low Power, Rail-to-Rail Input/Output Operational Amplifier 8-SOIC 0 to 70 |
| M38270MAMXXXFP | Circular Connector; No. of Contacts:19; Series:MS27505; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Socket; Circular Shell Style:Box Mount Receptacle RoHS Compliant: No |
| M38271MAMXXXFP | Circular Connector; No. of Contacts:5; Series:MS27505; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Socket; Circular Shell Style:Box Mount Receptacle; Insert Arrangement:15-5 RoHS Compliant: No |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M38258MCM084 | 制造商:Panasonic Industrial Company 功能描述:IC |
| M3826 | 功能描述:電纜固定件和配件 LTRSCG 1000 BLACK RoHS:否 制造商:Heyco 類型:Cable Grips, Liquid Tight 材料:Nylon 顏色:Black 安裝方法:Cable 最大光束直徑:11.4 mm 抗拉強(qiáng)度: |
| M3826 BK001 | 制造商:Alpha Wire Company 功能描述:CBL 2COND 16AWG BLK 1000' |
| M3826 BK002 | 制造商:Alpha Wire Company 功能描述:CBL 2COND 16AWG BLK 500' |
| M3826 BK005 | 制造商:Alpha Wire Company 功能描述:CBL 2COND 16AWG BLK 100' |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。