參數(shù)資料
型號: M3823AGFHP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP80
封裝: 12 X 12 MM, 0.50 MM PITCH, PLASTIC, LQFP-80
文件頁數(shù): 37/64頁
文件大?。?/td> 922K
代理商: M3823AGFHP
Rev.2.02
Jun 19, 2007
page 40 of 73
REJ03B0146-0202
3823 Group
LCD DRIVE CONTROL CIRCUIT
The 3823 group has the built-in Liquid Crystal Display (LCD) drive
control circuit consisting of the following.
●LCD display RAM
●Segment output enable register
●LCD mode register
●Selector
●Timing controller
●Common driver
●Segment driver
●Bias control circuit
A maximum of 32 segment output pins and 4 common output pins
can be used.
Up to 128 pixels can be controlled for LCD display. When the LCD
Fig. 36 Structure of segment output enable register and LCD mode register
enable bit is set to “1” after data is set in the LCD mode register,
the segment output enable register and the LCD display RAM, the
LCD drive control circuit starts reading the display data automati-
cally, performs the bias control and the duty ratio control, and
displays the data on the LCD panel.
Table 10 Maximum number of display pixels at each duty ratio
Duty ratio
Maximum number of display pixel
64 dots
or 8 segment LCD 8 digits
96 dots
or 8 segment LCD 12 digits
128 dots
or 8 segment LCD 16 digits
2
3
4
LCD mode register
(LM : address 003916)
Segment output enable register
(SEG : address 003816)
Duty ratio selection bits
0 0 : Not used
0 1 : 2 (use COM0, COM1)
1 0 : 3 (use COM0–COM2)
1 1 : 4 (use COM0–COM3)
Bias control bit
0 : 1/3 bias
1 : 1/2 bias
LCD enable bit
0 : LCD OFF
1 : LCD ON
Not used (returns “0” when read)
(Do not write “1” to this bit)
LCD circuit divider division ratio selection bits
0 0 : Clock input
0 1 : 2 division of clock input
1 0 : 4 division of clock input
1 1 : 8 division of clock input
LCDCK count source selection bit (Note)
0 : f(SUB)/32
1 : f(XIN)/8192 (or f(SUB)/8192 in low-speed
mode)
Note: LCDCK is a clock for a LCD timing controller.
f(SUB) is the source oscillation frequency in low-speed mode. f(SUB) shows the oscillation
frequency of XCIN or the on-chip oscillator.
Internal clock φ is f(SUB)/2 in the low-speed mode.
Segment output enable bit 0
0 : Input port P34–P37
1 : Segment output SEG12–SEG15
Segment output enable bit 1
0 : I/O port P00,P01
1 : Segment output SEG16, SEG17
Segment output enable bit 2
0 : I/O port P02–P07
1 : Segment output SEG18–SEG23
Segment output enable bit 3
0 : I/O port P10,P11
1 : Segment output SEG24, SEG25
Segment output enable bit 4
0 : I/O port P12
1 : Segment output SEG26
Segment output enable bit 5
0 : I/O port P13–P17
1 : Segment output SEG27–SEG31
Not used (returns “0” when read)
(Do not write
“1” to this bit.)
b7b0
b7
b0
相關PDF資料
PDF描述
M38235G6-XXXFP 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP80
M38238G8-XXXHP 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP80
M38254M6-XXXGP 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQFP100
M38254M4-XXXGP 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQFP100
M38257E8-XXXFP 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PQFP100
相關代理商/技術參數(shù)
參數(shù)描述
M3823AGFHP#U0 功能描述:MCU 2/5V 60K 80-LQFP QZ-ROM RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:740/38000 標準包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI,I²C,UART/USART 外圍設備:POR,PWM,WDT 輸入/輸出數(shù):40 程序存儲器容量:- 程序存儲器類型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉換器:A/D 8x10b 振蕩器型:內部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC(J 形引線) 包裝:帶卷 (TR)
M3823AT-RLFS 功能描述:DEV EMULATOR PERSONALITY KIT M38 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 配件 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 標準包裝:1 系列:- 附件類型:USB 至 1-Wire? RJ11 適配器 適用于相關產品:1-Wire? 設備 產品目錄頁面:1429 (CN2011-ZH PDF)
M3823-BLACK-1000 制造商:Alpha Wire 功能描述:
M3824 功能描述:電纜固定件和配件 LTSCG 1000 BLACK RoHS:否 制造商:Heyco 類型:Cable Grips, Liquid Tight 材料:Nylon 顏色:Black 安裝方法:Cable 最大光束直徑:11.4 mm 抗拉強度:
M38257E8FP 制造商:Renesas Electronics Corporation 功能描述:8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PQFP100