
7700 FAMILY SOFTWARE MANUAL
4–7
INST R UCT IONS
4.2 Description of Instructions
4.2 Description of Instructions
This section describes the 7700 Family instructions at each instruction (Note 1). To the extent possible, each
instruction is described using one page per instruction. Each instruction description page is headed by the
instruction mnemonic, and the pages are arranged in alphabetical order of the mnemonics. For each instruc-
tion, operation and description of the instruction (Note 2, 3), status flag changes and a listing sorted by
addressing modes of the assembler coding format (Note 4), machine code, bytes-count and cycles-count (Note
5) are presented.
Note 1. The instructions with the mark “ * ” can be used in the 7750 Series only.
Note 2. In the description of instruction operation, the change in the PC (program counter) is described only
for instructions affecting the processing flow.
When an instruction is executed, the length of the instruction is added to content of the PC to form
the address of the next instruction to be executed. If a carry occurs during this addition, PG (program
bank register) is incremented by 1.
Note 3. In the description of each instruction, [Operation] indicates the contents of each register and memory
after executing the instruction. The detailed operation sequence is omitted.
Note 4. The assembler coding formats shown are general examples, and they may differ from the actual
formats for the assembler used. Please be sure to refer to the mnemonic coding description in the
manual for the assembler actually used for programming.
Note 5. The cycles-counts shown are the minimum possible, and they vary depending on the following con-
ditions:
G
Value of direct page register’s lower byte
The cycles-count shown are for when the direct page register’s lower byte (DPR
L
) is 00
16
. When
using an addressing mode that uses the direct page register with DPR
L
≠
“00
16
”, the cycles-count
will be 1 more than the value shown.
G
Number of bytes that have been loaded in the instruction queue buffer
G
Whether the first address of the memory read/write is even- or odd-numbered in accessing the 16-
bit data length.
G
Accessing of an external memory are with BYTE=1 (using 8-bit external bus)
G
Whether a wait is inserted in the bus cycle.