- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45036 > M37549G1-XXXFP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO24 PDF資料下載
參數(shù)資料
| 型號(hào)： | M37549G1-XXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO24 |
| 封裝： | 5.30 X 10.10 MM, 0.80 MM PITCH, PLASTIC, SSOP-24 |
| 文件頁數(shù)： | 37/84頁 |
| 文件大?。?/td> | 1378K |
| 代理商： | M37549G1-XXXFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
Rev.2.02
Mar 31, 2009
Page 42 of 81
REJ03B0202-0202
7549 Group
Watchdog Timer
The watchdog timer gives a means for returning to a reset status
when the program fails to run on its normal loop due to a runaway.
The watchdog timer consists of an 8-bit watchdog timer H and an
8-bit watchdog timer L, being a 16-bit counter. The operation of
the watchdog timer is controlled by bits 2 to “0” in function set
ROM data 2 and the watchdog timer control register.
Watchdog timer disable bit
When the watchdog timer disable bit (bit 1 in function set ROM
data 2(FSROM2)) is set to “0”, the watchdog timer is enabled
and starts counting after reset.
Setting this bit to “1” does not operate the watchdog timer.
This bit cannot be rewritten by executing the instruction.
To use the watchdog timer, always set this bit to “0”.
After reset, the watchdog timer cannot start counting by a program.
Watchdog timer source clock selection bit
The count source of the watchdog timer is selected by the
watchdog timer source clock selection bit (bit 0 in FSROM2).
This bit cannot be rewritten by executing the instruction.
When this bit is set to “0”, the count source is always set to the
low-speed on-chip oscillator output/16.
When this bit is set to “1”, the count source is set to
φSOURCE/
16.
φSOURCE is changed by setting the clock selection bits (bits
5 and 4 in the clock mode register (CLKM: address 003716)).
Watchdog timer H count source selection bit
The count source of watchdog timer H is selected by the
watchdog timer control register (WDTCON: address 003916).
When the watchdog timer H count source selection bit (bit 7 in
WDTCON) is set to “0”, the count source is set to an underflow
signal from watch dog timer L. When this bit is set to “1”, the
clock selected as the count source of watchdog timer L is input to
watchdog timer H.
The initial value of this bit after releasing reset can be set by the
bit 2 in FSROM2.
Watchdog Timer Operation
Resetting or writing any data to WDTCON sets watchdog timer H
to “FF16” and watchdog timer L to “FF16”. When the watchdog
timer starts, the selected clock is counted and internal reset occurs
by the watchdog timer H underflow. Writing to WDTCON is
usually programmed to be performed before underflow.
Reading WDTCON reads the values of the high-order 6 bits in
the watchdog timer H counter and the watch dog timer count
source selection bit.
The following shows the time to watchdog timer underflow after
writing to the watchdog timer control register.
The example applies when the XIN input clock is selected as
φSOURCE and f(XIN) = 8 MHz.
Watchdog timer H count source selection bit = 0: 131.072 ms
Watchdog timer H count source selection bit = 1: 512
s
Fig 53. Structure of Function set ROM data 2
Fig 54. Structure of watchdog timer control register
Watchdog timer source clock selection bit
0 : Low-speed on-chip oscillator/16
1 :
φSOURCE/16
Watchdog timer disable bit
0 : Watchdog timer enabled
1 : Watchdog timer disabled
Watchdog timer H count source initial value
selection bit
0 : Initial value of bit 7 of WDTCON
after reset release is “0”
1 : Initial value of bit 7 of WDTCON
after reset release is “1”
STP instruction function selection bit
0 : System enters into the stop mode
at the STP instruction execution
1 : Internal reset occurs at the STP
instruction execution
Low-speed on-chip oscillator control bit
(Note 1)
0 : Stop of low-speed on-chip oscillator
disabled
1 : Stop of low-speed on-chip oscillator
enabled
Set “0” to these bits certainly.
b7
Function set ROM data 2
(FSROM2: address FFDA16)
b0
Note 1: If “0” is set to this bit, it is not possible to write “1” to bit 0 in the clock
mode register. Also, the low-speed on-chip oscillator does not stop
even if in the stop mode.
Watchdog timer H (read only for
high-order 6-bit)
Not used (returns “0” when read)
Watchdog timer H count source
selection bit
0 : Watchdog timer L underflow
1 : Low-speed on-chip oscillator/16
or
φSOURCE/16
Watchdog timer control register (Note)
(WDTCON: address 003916,
initial value: X01111112)
b7
b0
Note: The initial value of this register is changes by setting of
function set ROM data 2.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37549G3-XXXFP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO24 |
| M37560M8-XXXFP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP100 |
| M37560MF-XXXGP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP100 |
| M37641F8FP | 8-BIT, FLASH, 12 MHz, MICROCONTROLLER, PQFP80 |
| M37641M8-XXXFP | 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37549G2FP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37549G2-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37549G3FP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37549G3-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37549RLSS | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。