![](http://datasheet.mmic.net.cn/30000/M37531E4V-XXXGP_datasheet_2359826/M37531E4V-XXXGP_10.png)
7531 Group User’s Manual
i
List of figures
CHAPTER 1 HARDWARE
Fig. 1 Pin configuration (36P2R package type) ......................................................................... 1-2
Fig. 2 Pin configuration (32P6B package type) ......................................................................... 1-3
Fig. 3 Pin configuration (32P4B package type) ......................................................................... 1-3
Fig. 4 Pin configuration (42S1M package type) ........................................................................ 1-4
Fig. 5 Functional block diagram (36P2R package) ................................................................... 1-5
Fig. 6 Functional block diagram (32P6B package) ................................................................... 1-6
Fig. 7 Functional block diagram (32P4B package) ................................................................... 1-7
Fig. 8 Memory expansion plan ..................................................................................................... 1-9
Fig. 9 740 Family CPU register structure ................................................................................. 1-10
Fig. 10 Register push and pop at interrupt generation and subroutine call ....................... 1-11
Fig. 11 Structure of CPU mode register ................................................................................... 1-13
Fig. 12 Switching method of CPU mode register .................................................................... 1-13
Fig. 13 Memory map diagram .................................................................................................... 1-14
Fig. 14 Memory map of special function register (SFR) ........................................................ 1-15
Fig. 15 Structure of pull-up control register ............................................................................. 1-16
Fig. 16 Structure of port P1P3 control register ....................................................................... 1-16
Fig. 17 Block diagram of ports (1) ............................................................................................ 1-18
Fig. 18 Block diagram of ports (2) ............................................................................................ 1-19
Fig. 19 Interrupt control ............................................................................................................... 1-21
Fig. 20 Structure of Interrupt-related registers ........................................................................ 1-21
Fig. 21 Connection example when using key input interrupt and port P0 block diagram 1-22
Fig. 22 Structure of timer X mode register .............................................................................. 1-23
Fig. 23 Timer count source setting register ............................................................................. 1-23
Fig. 24 Block diagram of timer X, timer 1 and timer 2 .......................................................... 1-24
Fig. 25 Block diagram of UART serial I/O ............................................................................... 1-25
Fig. 26 Operation of UART serial I/O function ........................................................................ 1-25
Fig. 27 Continuous transmission operation of UART serial I/O ............................................ 1-26
Fig. 28 Structure of serial I/O1-related registers (1) .............................................................. 1-27
Fig. 29 Structure of serial I/O2 control registers ..................................................................... 1-28
Fig. 30 Block diagram of serial I/O2 ......................................................................................... 1-28
Fig. 31 Serial I/O2 timing (LSB first) ........................................................................................ 1-29
Fig. 32 Structure of A-D control register .................................................................................. 1-30
Fig. 33 Structure of A-D conversion register ........................................................................... 1-30
Fig. 34 Block diagram of A-D converter ................................................................................... 1-30
Fig. 35 Block diagram of watchdog timer ................................................................................. 1-31
Fig. 36 Structure of watchdog timer control register .............................................................. 1-31
Fig. 37 Example of reset circuit ................................................................................................. 1-32
Fig. 38 Timing diagram at reset ................................................................................................ 1-32
Fig. 39 Internal status of microcomputer at reset ................................................................... 1-33
Fig. 40 External circuit of ceramic resonator ........................................................................... 1-35
Fig. 41 External circuit of RC oscillation .................................................................................. 1-35
Fig. 42 External clock input circuit ............................................................................................ 1-35
Fig. 43 Structure of MISRG ........................................................................................................ 1-35
Fig. 44 Block diagram of internal clock generating circuit (for ceramic resonator) ........... 1-36
Fig. 45 Block diagram of internal clock generating circuit (for RC oscillation)................... 1-36
Fig. 46 Programming and testing of One Time PROM version ............................................ 1-38
Fig. 47 Timing chart after an interrupt occurs ......................................................................... 1-40