![](http://datasheet.mmic.net.cn/390000/M37225ECSP_datasheet_16817037/M37225ECSP_35.png)
35
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER
with ON-SCREEN DISPLAY CONTROLLER
M37225M6–XXXSP, M37225M8–XXXSP
M37225ECSP
MITSUBISHI MICROCOMPUTERS
Rev. 1.0
8.6.4 I
2
C Control Register
The I
2
C control register (address 00DA
16
) controls the data commu-
nication format.
(1) Bits 0 to 2: bit counter (BC0–BC2)
These bits decide the number of bits for the next 1-byte data to be
transmitted. An interrupt request signal occurs immediately after the
number of bits specified with these bits are transmitted.
When a START condition is received, these bits become “000
2
” and
the address data is always transmitted and received in 8 bits.
(2) Bit 3: I
2
C interface use enable bit (ESO)
This bit enables usage of the multimaster I
2
C BUS interface. When
this bit is set to “0,” the use disable status is provided, so the SDA
and the SCL become high-impedance. When the bit is set to “1,” use
of the interface is enabled.
When ESO = “0,” the following is performed.
PIN = “1,” BB = “0” and AL = “0” are set (they are bits of the I
2
C
status register at address 00D9
16
).
Writing data to the I
2
C data shift register (address 00D7
16
) is dis-
abled.
(3) Bit 4: data format selection bit (ALS)
This bit decides whether or not to recognize slave addresses. When
this bit is set to “0,” the addressing format is selected, so that ad-
dress data is recognized. When a match is found between a slave
address and address data as a result of comparison or when a gen-
eral call (refer to “8.6.5 I
2
C Status Register,” bit 1) is received, trans-
mission processing can be performed. When this bit is set to “1,” the
free data format is selected, so that slave addresses are not recog-
nized.
(4) Bit 5: addressing format selection bit (10BIT SAD)
This bit selects a slave address specification format. When this bit is
set to “0,” the 7-bit addressing format is selected. In this case, only
the high-order 7 bits (slave address) of the I
2
C address register (ad-
dress 00D8
16
) are compared with address data. When this bit is set
to “1,” the 10-bit addressing format is selected, all the bits of the I
2
C
address register are compared with address data.
(5) Bits 6 and 7: connection control bits between
I
2
C-BUS interface and ports
(BSEL0, BSEL1)
These bits controls the connection between SCL and ports or SDA
and ports (refer to Figure 8.6.5).
Fig. 8.6.5 Connection Port Control by BSEL0 and BSEL1
“0
“
1
”
”
B
S
E
L
0
P
1
1
/S
C
L
1
P
1
2
/
S
C
L
2
“0
“
1
“0
“
1
“0
“
1
”
”
B
S
E
L
1
”
”
B
S
E
L
0
P
1
3
/
S
D
A
1
P
1
4
/
S
D
A
2
”
”
B
S
E
L
1
M
I
2
C
i
n
u
l
-
t
B
r
f
i
-
m
U
a
a
S
c
e
s
t
e
r
t
e
S
C
L
S
D
A