
PIN CONFIGURATION (TOP VIEW)
MITSUBISHI MICROCOMPUTERS
M35060-XXXSP
SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS
DESCRIPTION
M35060-XXXSP is CATV screen display control IC which can dis-
play 40 (horizontal)
16 (vertical). It has built-in SYRAM which can
be used with character ROM.
It uses a silicon gate CMOS process and it housed in a small 32-pin
shrink DIP package. For M35060-001SP and M35060-002SP that
are standard ROM versions of M35060-XXXSP, the character pat-
terns are also mentioned.
FEATURES
Screen composition................................ 40 characters
16 lines
Number of characters displayed................................... 680 (Max.)
Character composition .....................................12
13 dot matrix
Characters available
SYRAM.............................. 63 characters
Character sizes available horizontal.....................2 (once, twice)
vertical.........................2 (once, twice)
setting by every line
Display locations available
Horizontal direction ................................................ 480 locations
Vertical direction .................................................... 235 locations
Blinking...................................................................character units
Cycle.... approximately 1 second, or approximately 0.5 seconds
Duty ............................................................... 25%, 50% or 75%
Data input ............................................................8-bit parallel
3
Coloring Character coloring......... 8 colors choices per character
Background coloring ..... 8 colors choices per character
Raster coloring .................. 8 colors choices per screen
Blanking
character ROM ................ 256 characters
Character size blanking
Border size blanking
Matrix-outline
Halftone blanking
Can be set by every line
Combined port output............ 6
(switching to RGB output)
General-purpose output ports
RAM erase ............................. Display RAM erasing by every line
SYRAM erasing separately
Scrolling............ Bit by bit smooth scroll implemented by software
Composite synchronizating signal generation.................... Built-in
(PAL, NTSC, M-PAL)
Display oscillation circuit .................................................... Built-in
Synchronous separation circuit .......................................... Built-in
Synchronous correction circuit ........................................... Built-in
Outline 32P4B
SCK
TESTA
P5
P4
P3
P2
P1
P0
TESTB
OSCIN
OSCOUT
LP2
V
DD2
LP1
VREF
CS
AD0
AD1
AD2
AD3
AD4
AD5
AD6
AD7
AC
V
DD1
V
SS
CVIDEO
LECHA
LEBK
CVIN
HOR
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
M
REV.1.1