參數(shù)資料
型號(hào): M34553M8H-XXXFP
元件分類(lèi): 微控制器/微處理器
英文描述: 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP48
封裝: 7 X 7 MM, 0.50 MM PITCH, PLASTIC, LQFP-48
文件頁(yè)數(shù): 106/147頁(yè)
文件大?。?/td> 1098K
代理商: M34553M8H-XXXFP
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)當(dāng)前第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)
Rev.3.02
Dec 22, 2006
page 59 of 142
REJ03B0024-0302
4553 Group
(5) External clock
When the external clock signal is used as the main clock (f(XIN)),
connect the XIN pin to the clock source and leave XOUT pin open.
(Figure 52). Do not execute the CRCK instruction.
Be careful that the maximum value of the oscillation frequency
when using the external clock differs from the value when using the
ceramic resonator (refer to the recommended operating condition).
Also, note that the power down mode (POF and POF2 instructions)
cannot be used when using the external clock.
(6) Sub-clock generating circuit f(XCIN)
Sub-clock signal f(XCIN) is obtained by externally connecting a
quartz-crystal oscillator. Connect this external circuit and a quartz-
crystal oscillator to pins XCIN and XCOUT at the shortest distance. A
feedback resistor is built in between pins XCIN and XCOUT (Figure 53).
XCIN pin and XCOUT pin are also used as ports D6 and D7, respec-
tively. The sub-clock oscillation circuit is invalid and the function of
ports D6 and D7 are valid by setting bit 2 of register RG to “1”.
When sub-clock, ports D6 and D7 are not used, connect XCIN/D6 to
VSS and leave XCOUT/D7 open.
(7) Clock control register MR
Register MR controls system clock. Set the contents of this register
through register A with the TMRA instruction. In addition, the TAMR
instruction can be used to transfer the contents of register MR to
register A.
(8) Clock control register RG
Register RG controls the start/stop of each oscillation circuit. Set the
contents of this register through register A with the TRGA instruction.
Table 18 Clock control registers
Fig. 52 External clock input circuit
Fig. 53 External quartz-crystal circuit
ROM ORDERING METHOD
1.Mask ROM Order Confirmation Form*
2.Mark Specification Form*
3.Data to be written to ROM...one floppy disk.
* For the mask ROM confirmation and the mark specifications, re-
fer to the “Renesas Technology Corp.” Homepage
(http://www.renesas.com/homepage.jsp).
Note: Externally connect a damping
resistor Rd depending on the
oscillation frequency.
(A feedback resistor is built-in.)
Use the quartz-crystal manu-
facturer’s recommended value
because constants such as ca-
pacitance depend on the
resonator.
M34553
XIN
XOUT
External oscillation circuit
VDD
VSS
*Do not use the CRCK instruction
in program.
M34553
XCIN
XCOUT
Rd
CIN
COUT
MR3
Clock control register MR
Operation mode
Through mode
Frequency divided by 2 mode
Frequency divided by 4 mode
Frequency divided by 8 mode
System clock
f(RING)
f(XIN)
f(XCIN)
Not available (Note 3)
at reset : 11002
at power down : state retained
MR3
0
1
MR1
0
1
R/W
TAMR/
TMRA
Operation mode selection bits
MR2
0
1
0
1
MR0
0
1
0
1
MR2
MR3
System clock selection bits (Note 2)
MR2
Sub-clock (f(XCIN)) oscillation available, ports D6 and D7 not selected
Sub-clock (f(XCIN)) oscillation stop, ports D6 and D7 selected
Main clock (f(XIN)) oscillation available
Main clock (f(XIN)) oscillation stop
On-chip oscillator (f(RING)) oscillation available
On-chip oscillator (f(RING)) oscillation stop
Sub-clock (f(XCIN)) control bit (Note 4)
Main-clock (f(XIN)) control bit (Note 4)
On-chip oscillator (f(RING)) control bit
(Note 4)
0
1
0
1
0
1
Clock control register RG
W
TRGA
at power down : state retained
at reset : 0002
RG2
RG1
RG0
Notes 1: “R” represents read enabled, and “W” represents write enabled.
2: The stopped clock cannot be selected for system clock.
3: “11” cannot be set to the low-order 2 bits (MR1, MR0) of register MR.
4: The oscillation circuit selected for system clock cannot be stopped.
相關(guān)PDF資料
PDF描述
M34554MC-XXXFP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP64
M34554EDFP 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP64
M3455AG8-XXXFP 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP52
M3455AGCFP 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP52
M3455AGC-XXXFP 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP52
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M34553M8-XXXFP 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34553MXH-XXXFP 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34553MX-XXXFP 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34553T-PTCA 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:50-pin Narrow-Pitch Connector Converter Board for M34552T2-CPE(for 4553, 4556 Group)
M34553T-PTCB 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:Converter Board for 48-pin 0.5-mm-pitch LQFP for M34552T2-CPE(for 4553 Group)