![](http://datasheet.mmic.net.cn/130000/M34507M4-XXXFP_datasheet_5008351/M34507M4-XXXFP_156.png)
APPLICATION
2-40
4507 Group User’s Manual
Program counter (PC) ............................................................................................
Address 0 in page 0 is set to program counter.
Interrupt enable flag (INTE) ...................................................................................
Power down flag (P) ...............................................................................................
External 0 interrupt request flag (EXF0) ................................................................
Interrupt control register V1 ...................................................................................
Interrupt control register V2 ...................................................................................
Interrupt control register I1 ....................................................................................
Timer 1 interrupt request flag (T1F) ......................................................................
Timer 2 interrupt request flag (T2F) ......................................................................
A-D conversion completion flag ADF ....................................................................
Watchdog timer flags (WDF1, WDF2) ...................................................................
Watchdog timer enable flag (WEF) .......................................................................
Timer control register W1 ......................................................................................
Timer control register W2 ......................................................................................
Timer control register W6 ......................................................................................
Clock control register MR ......................................................................................
Key-on wakeup control register K0 .......................................................................
Key-on wakeup control register K1 .......................................................................
Key-on wakeup control register K2 .......................................................................
Pull-up control register PU0 ...................................................................................
Pull-up control register PU1 ...................................................................................
Pull-up control register PU2 ...................................................................................
A-D control register Q1 ..........................................................................................
Carry flag (CY) .......................................................................................................
Register A ..............................................................................................................
Register B ..............................................................................................................
Register D ..............................................................................................................
Register E ..............................................................................................................
Register X ..............................................................................................................
Register Y ..............................................................................................................
Register Z ...............................................................................................................
Stack pointer (SP) ..................................................................................................
Operation source clock ....................................... Ring oscillator (operation state)
Ceramic resonator ........................................................................ Operation state
RC oscillation circuit ............................................................................. Stop state
2.5.2 Internal state at reset
Figure 2.5.3 shows the internal state at reset. The contents of timers, registers, flags and RAM other than
shown in Figure 2.5.3 are undefined, so that set them to initial values.
Fig. 2.5.3 Internal state at reset
“” represents undefined.
2.5 Reset
0000
000
0
0
(Interrupt disabled)
0
(Interrupt disabled)
0
(Interrupt disabled)
00
0
1
0
(Prescaler, timer 1 stopped)
0
(Timer 2 stopped)
000
0
110
0
000
0
000
0
000
0
000
0
000
0
000
0
000
0
000
0
000
0
000
0
00
0
11
1
2.5.3 Notes on use
(1)
Register initial value
The initial value of the following registers are undefined after system is released from reset. After
system is released from reset, set initial values.
Register Z (2 bits)
Register D (3 bits)
Register E (8 bits)