- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄45027 > M34506M4-XXXFP 4-BIT, MROM, MICROCONTROLLER, PDSO20 PDF資料下載
參數(shù)資料
| 型號(hào)： | M34506M4-XXXFP |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, MROM, MICROCONTROLLER, PDSO20 |
| 封裝： | 5.30 X 12.60 MM, 1.27 MM PITCH, PLASTIC, SOP-20 |
| 文件頁(yè)數(shù)： | 26/114頁(yè) |
| 文件大?。?/td> | 836K |
| 代理商： | M34506M4-XXXFP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
1-2
1
OVERVIEW
32180 Group User’s Manual (Rev.1.0)
1.1 Outline of the 32180 Group
The 32180 group (hereafter simply the 32180) belongs to the M32R/ECU series in the M32R family of
Mitsubishi microcomputers. For details about the current development status of the 32180, please contact
your nearest office of Mitsubishi or its distributor.
Table 1.1.1 Product List
Type Name
ROM Size
RAM Size
Package Type
Operating Ambient Temperature
M32180F8VFP
1 Mbyte
48 Kbytes
240-pin QFP: 240P6Y-A (0.5 mm pitch)
–40°C to 125°C (@64 MHz)
M32180F8TFP
1 Mbyte
48 Kbytes
240-pin QFP: 240P6Y-A (0.5 mm pitch)
–40°C to 85°C (@80 MHz)
1.1.1 M32R Family CPU Core with Built-in FPU (M32R-FPU)
(1) Based on a RISC architecture
The 32180 is a group of 32-bit RISC single-chip microcomputers. The M32R-FPU in this group of
microcomputers incorporates a fully IEEE 754-compliant, single-precision FPU in order to materialize
the common instruction set and the high-precision arithmetic operation of the M32R CPU. The 32180
products listed in the above table are built around the M32R-FPU and incorporates flash memory,
RAM and various peripheral functions, all integrated into a single chip.
The M32R-FPU is constructed based on a RISC architecture. Memory is accessed using load/store
instructions, and various arithmetic/logic operations are executed using register-to-register operation
instructions.
The internally has sixteen 32-bit general-purpose registers. The instruction set consists of 100 dis-
crete instructions in total (83 instructions common to the M32R family plus 17 FPU and extended
instructions). These instructions are either 16 bits or 32 bits long.
In addition to the ordinary load/store instructions, the M32R-FPU supports compound instructions
such as Load & Address Update and Store & Address Update. These instructions help to speed up
data transfers.
(2) Five-stage pipelined processing
The M32R-FPU supports five-stage pipelined instruction processing consisting of Instruction Fetch,
Decode, Execute, Memory Access and Write Back (processed in six stages when performing float-
ing-point arithmetic). Not just load/store instructions and register-to-register operation instructions,
but also floating-point arithmetic instructions and compound instructions such as Load & Address
Update and Store & Address Update are executed in one CPUCLK period (which is equivalent to 12.5
ns when f(CPUCLK) = 80 MHz).
Although instructions are supplied to the execution stage in the order in which they were fetched, it is
possible that if the load/store instruction supplied first is extended by wait cycles inserted in memory
access, the subsequent register-to-register operation instruction will be executed before that instruc-
tion. Using such a facility, which is known as the “out-of-order-completion” mechanism, the M32R-
FPU is able to control instruction execution without wasting clock cycles.
(3) Compact instruction code
The M32R-FPU supports two instruction formats: one 16 bits long, and one 32 bits long. Use of the
16-bit instruction format especially helps to suppress the code size of a program.
Moreover, the availability of 32-bit instructions makes programming easier and provides higher per-
formance at the same clock speed than in architectures where the address space is segmented. For
example, some 32-bit instructions allow control to jump to an address 32 Mbytes forward or backward
from the currently executed address in one instruction, making programming easy.
1.1 Outline of the 32180 Group
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M34506M2-XXXFP | 4-BIT, MROM, MICROCONTROLLER, PDSO20 |
| M34507E4FP | 4-BIT, OTPROM, MICROCONTROLLER, PDSO24 |
| M34507M2-XXXFP | 4-BIT, MROM, MICROCONTROLLER, PDSO24 |
| M34507M4-XXXFP | 4-BIT, MROM, MICROCONTROLLER, PDSO24 |
| M34507M2-XXXFP | 4-BIT, MROM, MICROCONTROLLER, PDSO24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M34507E4FP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34507M2-XXXFP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:4-BIT CISC SINGLE-CHIP MICROCOMPUTER 4500 SERIES |
| M34507M4-XXXFP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34508G4FP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34508G4GP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。