
SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
M32000D3FP
25
("L" output)
("L" output)
("L" output)
"Hi-z"
"Hi-z"
"Hi-z"
"Hi-z"
"Hi-z"
"Hi-z"
"Hi-z"
"Hi-z"
"Hi-z"
"Hi-z"
"Hi-z"
"Hi-z"
8
CLKIN
HREQ
BCH, BCL
D0 - D15
DC
R/W
hold shift
hold
return
HACK
A8 - A30
CS
write
write
write
write
SID
Note:
"Hi-z" means high impedance, and indicates sampling timing.
The value of the R/W signal that controls the data direction of the bus interface
8
, 3 to 7 CLKIN clock periods are necessary for writing
operation to internal DRAM crossing an 128-bit boundary. Hold the input value of the
address or other control signals during these wait cycle periods (DC = "H"). Consecutive
writing operations within an 128-bit boundary are completed in 1 CLKIN clock period.
When the M32000D3FP is in the hold state and an "L" level is input
to CS, the M32000D3FP interprets it as a bus access request to the
internal DRAM. In this case, when the R/W signal is at an "L" level,
the memory controller drives a write cycle to the internal DRAM. Byte
data control is specified by the BCH and BCL signals. Only data in
the byte positions for which an "L" level is input to BCH or BCL are
written. When writing is complete, an "L" level DC signal is output.
The M32000D3FP stores the requested data in the 128-bit data buffer
of the BIU, before writing to the internal DRAM. This reduces the
number of accesses to the internal DRAM when a request to writing
to consecutive addresses is made, and improves bus cycle through-
put. Consecutive write cycles within an 128-bit boundary are com-
pleted in 1 CLKIN clock period. 3 to 7 CLKIN clock periods are nec-
essary for a write access crossing an 128-bit boundary when writing
to the internal DRAM. After DC outputs an "L" level (access com-
plete), return CS to the "H" level between the CLKIN falling edge
corresponding to the last write cycle and the following CLKIN falling
edge. Return HREQ to the "H" level to return the M32000D3FP to
the normal operation mode from the hold state either at the same
time as or after CS is returned to the "H" level.
When the external bus master makes an access, the value of the
R/W signal that controls the data direction of the bus interface can-
not be changed during CS="L". Therefore, read cycles and write cycles
cannot be mixed while CS = "L". When starting a write cycle follow-
ing after a read cycle and starting a read cycle following a write cycle,
keep the CS signal at an "H" level for at least 1 CLKIN.
Fig. 24 Write bus cycle to internal DRAM
Fig. 25 Read/write bus cycle
CLKIN
HREQ
BCH, BCL
D0 - D15
DC
R/W
hold shift
hold
return
HACK
A8 - A30
CS
("L" output)
read
CS = "H"
write
("L" output)
SID
("L" input)
"Hi-z"
"Hi-z"
"Hi-z"
"Hi-z"
"Hi-z"
"Hi-z"
"Hi-z"
"Hi-z"
"Hi-z"
"Hi-z"
"Hi-z"
8
"Hi-z"
"Hi-z"
Note:
"Hi-z" means high-impedance, and indicates sampling timing.
Also, where marked above with
8
, keep CS signal to "H" at least 1 CLKIN when
starting a write bus cycle after a read bus cycle or a read bus cycle after a write
"Hi-z"