
9
2
3
f
o
5
0
2
,
2
0
.
g
u
A
0
.
1
.
v
e
R
0
1
0
-
7
8
1
0
B
9
0
J
E
R
Page 40
7. Bus
p
u
o
r
G
0
8
/
C
6
1
M
Area
Bus status
Internal
memory wait bit
External memory
area i wait bit
Bus cycle
1
2 BCLK cycles
External
memory
area
002
Read :1 BCLK cycle
Separate bus
Write : 2 BCLK cycles
2 BCLK cycles
3 BCLK cycles
Multiplex bus
4 BCLK cycles
SFR
Internal
ROM/RAM
0
1 BCLK cycle
2 BCLK cycles
3 BCLK cycle
3 BCLK cycles
4 BCLK cycles
012
112
002
012
112
102
Table 7.11 Software waits and bus cycles
Figure 7.6 Wait control register
Wait control register
Symbol
Address
When reset
WCR
000816
FF16
Bit name
Function
Bit symbol
b7
b6 b5
b4
b3
b2 b1
b0
0 0: Without wait
0 1: With 1 wait
1 0: With 2 wait
1 1: With 3 wait
b1 b0
WCR
WCR1
WCR0
External area 0 wait bit
WCR2
External area 1 wait bit
External area 2 wait bit
WCR4
External area 3 wait bit
WCR5
WCR7
Note 1: When using the multiplex bus configuration, there are two waits regardless of whether
you have specified "No wait" or "1 wait". However, you can specify "2 wait" or "3 wait".
Note 2: When using the separate bus configuration, the read bus cycle is executed in the
BCLK1 cycle, and the write cycle is executed in the BCLK2 cycle (with 1 wait).
W
R
WCR6
0 0: Without wait
0 1: With 1 wait
1 0: With 2 wait
1 1: With 3 wait
b3 b2
0 0: Without wait
0 1: With 1 wait
1 0: With 2 wait
1 1: With 3 wait
b5 b4
0 0: Without wait
0 1: With 1 wait
1 0: With 2 wait
1 1: With 3 wait
b7 b6