參數(shù)資料
型號(hào)： M30626FJPGP-U5
元件分類： 微控制器/微處理器
英文描述： 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100
封裝： 14 X 14 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, LQFP-100
文件頁(yè)數(shù)： 38/87頁(yè)
文件大?。?/td> 919K
代理商： M30626FJPGP-U5
M16C/62P Group (M16C/62P, M16C/62PT)
5. Electrical Characteristics (M16C/62P)
4
8
f
o
4
0
2
,
1
0
p
e
S
0
3
.
2
.
v
e
R
Z
0
3
2
0
-
1
0
B
3
0
J
E
R
page 43
Table 5.28 Memory Expansion and Microprocessor Modes
(for 2- to 3-wait setting, external area access and multiplex bus selection)
VCC1 = VCC2 = 5V
Switching Characteristics
(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = – 20 to 85oC / – 40 to 85oC unless otherwise specified)
Symbol
Standard
Measuring
Condition
Max.
Min.
Parameter
Unit
td(BCLK-AD)
Address Output Delay Time
25
ns
th(BCLK-AD)
Address Output Hold Time (in relation to BCLK)
4
ns
td(BCLK-CS)
Chip Select Output Delay Time
25
ns
th(BCLK-CS)
Chip Select Output Hold Time (in relation to BCLK)
4
ns
th(RD-AD)
Address Output Hold Time (in relation to RD)
(NOTE 1)
td(BCLK-RD)
RD Signal Output Delay Time
25
ns
th(BCLK-RD)
RD Signal Output Hold Time
0
ns
th(WR-AD)
Address Output Hold Time (in relation to WR)
(NOTE 1)
td(BCLK-WR)
WR Signal Output Delay Time
25
ns
td(BCLK-DB)
Data Output Delay Time (in relation to BCLK)
40
ns
th(BCLK-DB)
Data Output Hold Time (in relation to BCLK)
4
ns
td(DB-WR)
Data Output Delay Time (in relation to WR)
(NOTE 2)
ns
th(BCLK-WR)
WR Signal Output Hold Time
0
ns
th(RD-CS)
Chip Select Output Hold Time (in relation to RD)
(NOTE 1)
th(WR-CS)
Chip Select Output Hold Time (in relation to WR)
(NOTE 1)
ns
th(WR-DB)
Data Output Hold Time (in relation to WR)
ns
(NOTE 1)
1. Calculated according to the BCLK frequency as follows:
f(BCLK)
0.5 X 109
[ns]
2. Calculated according to the BCLK frequency as follows:
f(BCLK)
(n–0.5) X 109
–40
[ns]
3. Calculated according to the BCLK frequency as follows:
f(BCLK)
0.5 X 109
–25
[ns]
n is “2” for 2-wait setting, “3” for 3-wait setting.
td(BCLK-ALE)
ALE Signal Output Delay Time (in relation to BCLK)
15
ns
th(BCLK-ALE)
ALE Signal Output Hold Time (in relation to BCLK)
– 4ns
th(ALE-AD)
ALE Signal Output Hold Time (in relation to Adderss)
ns
td(AD-RD)
RD Signal Output Delay From the End of Adress
ns
0
td(AD-WR)
WR Signal Output Delay From the End of Adress
ns
0
tdZ(RD-AD)
Address Output Floating Start Time
ns
8
td(AD-ALE)
ALE Signal Output Delay Time (in relation to Address)
ns
(NOTE 3)
(NOTE 4)
–10
4. Calculated according to the BCLK frequency as follows:
f(BCLK)
0.5 X 109
[ns]
–15
NOTES:
HLDA Output Delay Time
40
ns
td(BCLK-HLDA)
See Figure 5.2
相關(guān)PDF資料
PDF描述
M3062CF8TFP-U7 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100
M30626FJPGP-U5 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100
M3062CF8TGP-U7 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100
M30620FCPFP-U5 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100
M3062JFHTFP-B 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M30626MHP-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30626MHP-XXXGP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30626MJP-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30626MJP-XXXGP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30626MWP-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*