
9. Interrupts
page 72
0
9
3
f
o
7
0
2
,
0
3
.r
a
M
0
1
.
1
.
v
e
R
0
1
0
-
7
8
2
0
B
9
0
J
E
R
).
r
e
v
-
V
/.
r
e
v
-
T
(
p
u
o
r
G
8
2
/
C
6
1
M
Timer B2
Timer B0
Timer A3
Timer A1
Timer B1
Timer A4
Timer A2
UART1 reception
UART0 reception
UART2 reception, ACK2
A/D conversion
DMA1
UART 2 bus collision
Timer A0
UART1 transmission
UART0 transmission
UART2 transmission, NACK2
Key input interrupt
DMA0
IPL
I flag
INT1
INT2
INT0
Watchdog timer
DBC
NMI
Interrupt
request
accepted
Level 0 (initial value)
Priority level of each interrupt
Highest
Lowest
Priority of peripheral function interrupts
(if priority levels are same)
IC/OC interrupt 1, I2C bus interface
INT3
IC/OC base timer, S CL/SDA
IC/OC interrupt 0
SI/O4, INT5
SI/O3, INT4
Address match
Interrupt request level resolution output to clock
generation circuit (Figure 7.1)
Oscillation stop and
re-oscillation detection
Figure 9.10 Interrupts Priority Select Circuit