![](http://datasheet.mmic.net.cn/30000/M30260M3A-XXXGP-U5_datasheet_2358673/M30260M3A-XXXGP-U5_348.png)
REVISION HISTORY
M16C/26A Hardware Manual
Rev.
Date
Description
Page
Summary
C-6
209
“After reset” of CRCSAR register in Figure 15.2 is revised.
211
Note in “16. Programmable I/O Ports” is added.
211
“16.3 Pull-up Control Register 0 to Pull-up Control Register 2” is added P67.
212
“16.5 Pin Assignment Cotrol register” is added “M16C/26T”. PRC2 bit is revised.
“16.6 Digital Debounce function” is partly revised. (INPC17 is added.)
214
P77, P90 to P92 in Figure 16.2 is partly revised.
218
The after reset of PD9 register in Figure 16.1.1 is revised.
221
Note 1 in Figure 16.5.1 is revised.
222
Note in NDDR register and P17DDR register is added.
224
Note 5 in Table 16.1 is added.
225 to 293 “Flash Memory Version” and “Electrical Characteristics” are exchanged.
225
“Erase block” and “Progream/Erase Endurance” in Table 17.1 are revised.
227
“17.2 Memory Map” is partly revised.
232
“17.4 CPU Rewrite Mode” is partly revised. Note2 in Table 17.4.1 is partly revised.
234
“17.5.1 Flash memory control register 0” is partly revised.
236
The after reset of FMR0 register and Note 3 of FMR1 register in Figure 17.5.1 is revised.
239
Figure 17.5.1.3 is partly revised.
240
The FMR16 bit in “17.6.4 How to Access” is added.
241
“17.6.9 Stop Mode” is partly revised.
244
“17.7.6 Block Erase” is partly revised.
250
Table 17.9.1 and note 2 is partly revised.
251, 252 Figure 17.9.1 and Figure 17.9.2 are partly revised.
253, 254 Figure 17.9.2.1 and Figure 17.9.2.2 are partly revised.
256
The condition of “Pd” in Table 18.1 is revised. Flash Program Erase of “Topr” is added.
257
Table 18.2 is modified.
258
Measuring condition in Table 18.3 is partly revised.
259
Table 18.4 and Table 18.5 are added “tPS” and “td(SR-ES)”. Note 3 and Note 8 are revised.
260
Table 18.6, Table 18.7 and “Power Supply Circuit Timing Diagram” are modified.
261
The “hysteresis XIN” in Table 18.8 is added.
262
Table 18.9 is revised.
266
“XIN input” in Figure 18.1 is added.
268
The “hysteresis XIN” in Table 18.23 is added. Note 1 is partly revised.
269
Table 18.24 is revised.
273
“XIN input” in Figure 18.3 is added.
275
The condition of “Pd” in Table 18.38 is revised. Flash Program Erase of “Topr” is added.
276
Table 18.39 is partly revised.
277
“Tolerance Level Impedance” in Table 18.40 is added.
278
Table 18.41 and Table 18.42 are added “tPS” and “td(SR-ES)”. Note 3 and 8 are revised.
279
Table 18.43 and “Power Supply Circuit Timing Diagram” are revised.