12. Timer
page 123
9
2
3
f
o
7
0
2
,
5
1
.
b
e
F
0
.
2
.
v
e
R
0
2
0
-
2
0
2
0
B
9
0
J
E
R
)
T
6
2
/
C
6
1
M
,
B
6
2
/
C
6
1
M
,
A
6
2
/
C
6
1
M
(
p
u
o
r
G
A
6
2
/
C
6
1
M
Figure 12.3.6. TB2SC Registers
0: Three-phase output forcible cutoff by SD pin input
(high impedance) disabled
1: Three-phase output forcible cutoff by SD pin input
(high impedance) enabled
NOTES:
1. When "L" is applied to the SD pin, INV03 bit is changed to 0 at the same time.
2. The value of the port register and the port direction register becomes effective.
3. When SD function is not used, set to 0 (Input) in PD85 and pullup to "H" in SD pin from outside.
4. To leave the high-impedance state and restart the three-phase PWM signal output after the three-phase PWM signal
output forced cutoff, set the IVPCR1 bit to 0 after the SD pin input level becomes high (“H”).
IVPCR1 bit
Status of U/V/W pins
Remarks
SD pin inputs
1
(Three-phase output
forcrible cutoff enable)
0
(Three-phase output
forcrible cutoff disable)
H
L
H
L
High impedance
Peripheral input/output
or input/output port
Peripheral input/output
or input/output port
Peripheral input/output
or input/output port
Three-phase output
forcrible cutoff(1)
IVPCR1 bit
Status of U/V/W pins
Remarks
SD pin inputs(3)
1
(Three-phase output
forcrible cutoff enable)
0
(Three-phase output
forcrible cutoff disable)
H
L(1)
H
L(1)
High impedance(4)
Three-phase output
forcrible cutoff
Input/output port(2)
Three-phase PWM output
The effect of SD pin input is below.
1.Case of INV03 = 1(Three-phase motor control timer output enabled)
PWCON
Symbol
Address
After Reset
TB2SC
039E16
X00000002
Timer B2 reload timing
switch bit
Timer B2 Special Mode Register (1)
Bit Name
Function
Bit Symbol
b7
b6
b5
b4
b3
b2
b1
b0
IVPCR1
Three-phase output port
SD control bit 1
RW
Nothing is assigned. If necessary, set to 0.
When read, the content is 0.
(b7)
TB2SEL
Trigger select bit
0: TB2 interrupt
1: Underflow of TB2 interrupt
generation frequency setting counter [ICTB2]
RW
TB0EN
Timer B0 operation mode
select bit
0: Other than A/D trigger mode
1: A/D trigger mode
RW
TB1EN
Timer B1 operation mode
select bit
0: Other than A/D trigger mode
1: A/D trigger mode
RW
(2)
(3, 4, 7)
(5)
(6)
(b6-b5)
Reserved bits
Set to 0
0
NOTES:
1. Write to this register after setting the PRC1 bit in the PRCR register to 1 (write enabled).
2. If the INV11 bit is 0 (three-phase mode 0) or the INV06 bit is 1 (triangular wave modulation mode), set this bit to 0 (timer
B2 underflow).
3. When setting the IVPCR1 bit to 1 (three-phase output forcible cutoff by SD pin input enabled), Set the PD85 bit to 0 (= input
mode).
4. Related pins are U(P80), U(P81), V(P72), V(P73), W(P74), W(P75). When a high-level ("H") signal is applied to the SD pin
and set the IVPCR1 bit to 0 after forcible cutoff, pins U, U, V, V, W, and W are exit from the high-impedance state. If a low-
level (“L”) signal is applied to the SD pin, three-phase motor control timer output will be disabled (INV03=0). At this time,
when the IVPCR1 bit is 0, pins U, U, V, V, W, and W become programmable I/O ports. When the IVPCR1 bit is set to 1,
pins U, U, V, V, W, and W are placed in a high-impedance state regardless of which function of those pins is used.
5. When this bit is used in delayed trigger mode 0, set bits TB0EN and TB1EN to 1 (A/D trigger mode).
6. When setting the TB2SEL bit to 1 (underflow of TB2 interrupt generation frequency setting counter[ICTB2]), set the INV02
bit to 1 (three-phase motor control timer function).
NOTE:
1. The three-phase output forcrible cutoff function becomes effective if the INPCR1 bit is set to 1 (three-phase output
forcrible cutoff function enable) even when the INV03 bit is 0 (three-phase motor control timer output disalbe)
2.Case of INV03 = 0(Three-phase motor control timer output disabled)
0: Timer B2 underflow
1: Timer A output at odd-numbered