![](http://datasheet.mmic.net.cn/30000/M30260M3A-XXXGP-U5_datasheet_2358673/M30260M3A-XXXGP-U5_145.png)
13. Serial I/O
page 131
8
2
3
f
o
5
0
2
,
5
1
.
r
a
M
0
.
1
.
v
e
R
0
1
0
-
2
0
2
0
B
9
0
J
E
R
)
T
6
2
/
C
6
1
M
,
A
6
2
/
C
6
1
M
(
p
u
o
r
G
A
6
2
/
C
6
1
M
(b15)
b7
b0
(b8)
b7
b0
UARTi transmit buffer register (i=0 to 2)(Note)
Function
Transmit data
Nothing is assigned.
In an attempt to write to these bits, write “0”. The value, if read, turns out to be indeterminate.
Symbol
Address
After reset
U0TB
03A316-03A216
Indeterminate
U1TB
03AB16-03AA16
Indeterminate
U2TB
037B16-037A16
Indeterminate
R
W
Note: Use MOV instruction to write to this register.
WO
b7
UARTi baud rate generation register (i=0 to 2)(Note 1)
b0
Symbol
Address
After reset
U0BRG
03A116
Indeterminate
U1BRG
03A916
Indeterminate
U2BRG
037916
Indeterminate
Function
Assuming that set value = n, UiBRG divides the count source
by n + 1
0016 to FF1
6
Setting
range
Note 1: Write to this register while serial I/O is neither transmitting nor receiving.
Use MOV instruction to write to this register.
The transfer clock is shown below when the setting value in the UiBRG register is set as n.
(1) When the CKDIR bit in the UiMR register to “0” (internal clock)
Clock synchronous serial I/O mode
: fj/(2(n+1))
Clock asynchronous serial I/O (UART) mode
: fj/(16(n+1))
(2) When the CKDIR bit in the UiMR register to “1” (external clock)
Clock synchronous serial I/O mode
: fEXT
Clock asynchronous serial I/O (UART) mode
: fEXT/(16(n+1))
R
W
O
Note 1: When the SMD2 to SMD0 bits in the UiMR register is set to “0002” (serial I/O disabled) or the RE bit in the UiC1 register is set to “0” (reception
disabled), all of the SUM, PER, FER and OER bits are set to “0” (no error). The SUM bit is set to “0” (no error) when all of the PER, FER and OER bits
is set to “0” (no error). Also, the PER and FER bits are set to “0” by reading the lower byte of the UiRB register.
Note 2: The ABT bit is set to “0” by writing “0” in a program. (Writing “1” has no effect.) Nothing assignd at the bit 11 in the U0RB and U1RB registers.
When write, set to “0”. When read, its contents is “0”.
(b15)
Symbol
Address
After reset
U0RB
03A716-03A616
Indeterminate
U1RB
03AF16-03AE16
Indeterminate
U2RB
037F16-037E16
Indeterminate
b7
b0
(b8)
b7
b0
UARTi receive buffer register (i=0 to 2)
Function
Bit
name
Bit
symbol
0 : No framing error
1 : Framing error found
0 : No parity error
1 : Parity error found
0 : No error
1 : Error found
OER
FER
PER
SUM
Overrun error flag (Note 1)
Framing error flag (Note 1)
Parity error flag (Note 1)
Error sum flag (Note 1)
0 : No overrun error
1 : Overrun error found
Receive data (D7 to D0)
ABT
Arbitration lost detecting
flag (Note 2)
0 : Not detected
1 : Detected
R
W
R
W
R
O
R
O
R
O
R
O
R
O
(b7-b0)
(b10-b9)
Receive data (D8)
R
O
(b8)
Nothing is assigned.
In an attempt to write to these bits, write “0”. The value, if read, turns out to be “0”.
Figure 13.1.4. U0TB to U2TB registers, U0RB to U2RB registers, U0BRG to U2BRG registers