參數(shù)資料
型號: M2V64S4DTP-8
廠商: Mitsubishi Electric Corporation
英文描述: 64M Synchronous DRAM
中文描述: 6400同步DRAM
文件頁數(shù): 22/51頁
文件大小: 430K
代理商: M2V64S4DTP-8
Feb.'00
MITSUBISHI LSIs
MITSUBISHI ELECTRIC
SDRAM (Rev.3.2)
64M Synchronous DRAM
M2V64S20DTP-6,-6L,-7,-7L,-8,-8L
M2V64S30DTP-6,-6L,-7,-7L,-8,-8L
M2V64S40DTP-6,-6L,-7,-7L,-8,-8L
(4-BANK x 4,194,304-WORD x 4-BIT)
(4-BANK x 2,097,152-WORD x 8-BIT)
(4-BANK x 1,048,576-WORD x 16-BIT)
22
[ Read Interrupted by Burst Terminate ]
Similarly to the precharge, a burst terminate command can interrupt the burst read operation and
disable the data output. The terminated bank remains active. READ to TBST interval is minimum 1
CLK. A TBST command to output disable latency is equivalent to the /CAS Latency.
CLK
Command
DQ
TBST
READ
Q0
Q1
Q2
Command
DQ
TBST
READ
Q0
Q1
Command
DQ
TBST
READ
Q0
Command
DQ
TBST
READ
Q0
Q1
Q2
Command
DQ
TBST
READ
Q0
Q1
Command
DQ
TBST
READ
Q0
CL=2
CL=3
Read interrupted by Terminate (BL=4)
相關PDF資料
PDF描述
M30201M4-XXXFP SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30201F2T-XXXFP SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30201F2T-XXXSP SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30201F2-XXXFP SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30201F2-XXXSP SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
相關代理商/技術參數(shù)
參數(shù)描述
M2V64S50ETP 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:64M Single Data Rate Synchronous DRAM
M2V64S50ETP-I 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:64M Single Data Rate Synchronous DRAM WTR (Wide Temperature Range)
M2VA63B 制造商:ABB Control 功能描述:3phase 4 P foot induction motor,0.18kW 制造商:ABB Control 功能描述:3phase 2P foot induction motor,0.25kW 制造商:ABB Control 功能描述:3phase 4P flange induction motor,0.18kW 制造商:ABB Control 功能描述:3phase 2P flange induction motor,0.25kW
M2VA80 制造商:ABB Control 功能描述:0.55kW 4P IE2 Foot Mounted Motor
M2VD-2HL 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:MPEG-2 Video Decoder for 1080p Single Stream or 1080i Dual Stream