參數(shù)資料
型號: M2V64S4DTP-6
廠商: Mitsubishi Electric Corporation
英文描述: 64M Synchronous DRAM
中文描述: 6400同步DRAM
文件頁數(shù): 4/51頁
文件大?。?/td> 430K
代理商: M2V64S4DTP-6
Feb.'00
MITSUBISHI LSIs
MITSUBISHI ELECTRIC
SDRAM (Rev.3.2)
64M Synchronous DRAM
M2V64S20DTP-6,-6L,-7,-7L,-8,-8L
M2V64S30DTP-6,-6L,-7,-7L,-8,-8L
M2V64S40DTP-6,-6L,-7,-7L,-8,-8L
(4-BANK x 4,194,304-WORD x 4-BIT)
(4-BANK x 2,097,152-WORD x 8-BIT)
(4-BANK x 1,048,576-WORD x 16-BIT)
4
PIN FUNCTION
CLK
Input
Master Clock:
All other inputs are referenced to the rising edge of CLK.
CKE
Input
Clock Enable:
CKE controls internal clock. When CKE is low, internal clock for the
following cycle is ceased. CKE is also used to select auto /
selfrefresh. After self refresh mode is started, CKE becomes
asynchronous input. Self refresh is maintained as long as CKE is low.
/CS
Input
Chip Select:
When /CS is high, any command means No Operation.
/RAS, /CAS, /WE
Input
Combination of /RAS, /CAS, /WE defines basic commands.
A0-11
Input
A0-11 specify the Row / Column Address in conjunction with BA0,1.
The Row Address is specified by A0-11. The Column Address is
specified by A0-9 (x4) / A0-8 (x8) / A0-7 (x16).
A10 is also used to indicate precharge option. When A10 is high at a
read / write command, an auto precharge is performed. When A10 is
high at a precharge command, all banks are precharged.
BA0,1
Input
Bank Address:
BA0,1 specifies one of four banks to which a command is applied.
BA0,1 must be set with ACT, PRE, READ, WRITE commands.
Input / Output
Input
Din Mask and Output Disable:
When DQM(U, L) is high in burst write, Din for the current cycle is
masked. When DQM(U, L) is high in burst read, Dout is disabled at
the next but one cycle.
Vdd, Vss
Power Supply
Power Supply for the memory array and peripheral circuitry.
VddQ, VssQ
Power Supply
VddQ and VssQ are supplied to the Output Buffers only.
Data In and Data out are referenced to the rising edge of CLK.
DQ0-3(x4),
DQ0-7(x8),
DQ0-15(x16)
DQM(x4,x8),
DQM(U, L)(x16)
相關PDF資料
PDF描述
M2V64S4DTP-7 64M Synchronous DRAM
M2V64S4DTP-8 64M Synchronous DRAM
M30201M4-XXXFP SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30201F2T-XXXFP SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30201F2T-XXXSP SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
相關代理商/技術(shù)參數(shù)
參數(shù)描述
M2V64S4DTP-7 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M Synchronous DRAM
M2V64S4DTP-8 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M Synchronous DRAM
M2V64S50ETP 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:64M Single Data Rate Synchronous DRAM
M2V64S50ETP-I 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:64M Single Data Rate Synchronous DRAM WTR (Wide Temperature Range)
M2VA63B 制造商:ABB Control 功能描述:3phase 4 P foot induction motor,0.18kW 制造商:ABB Control 功能描述:3phase 2P foot induction motor,0.25kW 制造商:ABB Control 功能描述:3phase 4P flange induction motor,0.18kW 制造商:ABB Control 功能描述:3phase 2P flange induction motor,0.25kW