參數(shù)資料
型號(hào): M2V28D40ATP-75
廠商: Mitsubishi Electric Corporation
英文描述: 128M Double Data Rate Synchronous DRAM
中文描述: 128M的雙數(shù)據(jù)速率同步DRAM
文件頁(yè)數(shù): 28/36頁(yè)
文件大?。?/td> 1216K
代理商: M2V28D40ATP-75
28
MITSUBISHI ELECTRIC
Jun,'00
Preliminary
MITSUBISHI LSIs
DDR SDRAM (Rev.0.1)
M2S28D20/ 30/ 40ATP
128M Double Data Rate Synchronous DRAM
Burst read operation can be interrupted by a burst stop command(TERM). READ to TERM interval
is minimum 1 CLK. A TERM command to output disable latency is equivalent to the /CAS Latency.
As a result, READ to TERM interval determines valid data length to be output. The figure below
shows examples of BL=8.
[Read Interrupted by Burst Stop]
Read Interrupted by TERM (BL=8)
CL=2.5
Command
DQS
Command
DQ
Command
DQ
Q0
Q1
Q2
Q3
Q0
Q1
/CLK
CLK
DQ
Q0
Q1
Q2
Q3
Q4
Q5
TERM
READ
READ
TERM
READ
TERM
DQS
DQS
CL=2.0
Command
DQS
Command
DQ
Command
DQ
Q0
Q1
Q2
Q3
Q0
Q1
DQ
Q0
Q1
Q2
Q3
Q4
Q5
TERM
READ
READ
TERM
READ
TERM
DQS
DQS
相關(guān)PDF資料
PDF描述
M2S28D20ATP 128M Double Data Rate Synchronous DRAM
M2S28D20ATP-10 128M Double Data Rate Synchronous DRAM
M2S28D20ATP-75 128M Double Data Rate Synchronous DRAM
M2S28D30ATP 128M Double Data Rate Synchronous DRAM
M2S28D30ATP-10 128M Double Data Rate Synchronous DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M2V28S20ATP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:128M Synchronous DRAM
M2V28S20ATP-6 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:128M Synchronous DRAM
M2V28S20ATP-6L 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:128M Synchronous DRAM
M2V28S20ATP-7 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:128M Synchronous DRAM
M2V28S20ATP-7L 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:128M Synchronous DRAM