- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄354190 > M27C1024-15C7X (意法半導(dǎo)體) CAP 47PF 50V 5% NP0(C0G) SMD-0805 TR-7-PL SN-NIBAR MARKED PDF資料下載
參數(shù)資料
| 型號(hào)： | M27C1024-15C7X |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | CAP 47PF 50V 5% NP0(C0G) SMD-0805 TR-7-PL SN-NIBAR MARKED |
| 中文描述： | 1兆位64Kb的x16紫外線EPROM和檢察官辦公室存儲(chǔ)器 |
| 文件頁(yè)數(shù)： | 14/15頁(yè) |
| 文件大?。?/td> | 102K |
| 代理商： | M27C1024-15C7X |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)
tAVPL
VALID
AI00706
A0-A15
Q0-Q15
VPP
VCC
P
G
DATA IN
DATA OUT
E
tQVPL
tVPHPL
tVCHPL
tPHQX
tPLPH
tGLQV
tQXGL
tELPL
tGHQZ
tGHAX
PROGRAM
VERIFY
Figure 6. Programming and Verify Modes AC Waveforms
The associated transient voltage peaks can be
suppressed by complying with the two line output
control and by properly selected decoupling ca-
pacitors. It is recommended that a 0.1
F ceramic
capacitor be used on every device between VCC
and VSS. This should be a high frequency capacitor
of low inherent inductance and should be placed
as close to the device as possible. In addition, a
4.7
F bulk electrolytic capacitor should be used
between Vcc and VSS for every eight devices. The
bulk capacitor should be located near the power
supply connection point. The purpose of the bulk
capacitor is to overcome the voltage drop caused
by the inductive effects of PCB traces.
Programming
When delivered (and after each ’1’s erasure for UV
EPROM), all bits of the M27C1024 are in the ’1’
state. Data is introduced by selectively program-
ming ’0’s into the desired bit locations. Although
only ’0’s will be programmed, both ’1’s and ’0’s can
be present in the data word. The only way to
change a ’0’ to a ’1’ is by die exposure to ultraviolet
light (UV EPROM). The M27C1024 is in the pro-
gramming mode when VPP input is at 12.75V, E is
at VIL and P is pulsed to VIL. The data to be
programmed is applied to 16 bits in parallel to the
data output pins. The levels required for the ad-
dress and data inputs are TTL. VCC is specified to
be 6.25V
± 0.25V.
PRESTO II Programming Algorithm
PRESTO II Programming Algorithm allows pro-
gramming of the whole array with a guaranteed
margin, in a typical time of 6.5 seconds. Program-
ming with PRESTO II consists of applying a se-
quenceof 100
s programpulses toeach worduntil
a correct verify occurs (see Figure 7). During pro-
gramming and verify operation, a MARGIN MODE
circuit is automaticallyactivated in order to guaran-
tee that each cell is programmed with enough
margin. No overprogram pulse is applied since the
verify in MARGIN MODE provides necessary mar-
gin to each programmed cell.
DEVICE OPERATION (cont’d)
8/15
M27C1024
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M27C1024-15F1TR | CSM, 47PF 50V 0805 |
| M27C1024-15F1X | 1 Mbit 64Kb x16 UV EPROM and OTP EPROM |
| M27C1024-15N1TR | 1 Mbit 64Kb x16 UV EPROM and OTP EPROM |
| M27C1024-15N1X | 1 Mbit 64Kb x16 UV EPROM and OTP EPROM |
| M27C1024-15N6TR | 1 Mbit 64Kb x16 UV EPROM and OTP EPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M27C1024-15F1 | 功能描述:可擦除可編程ROM 1M (64Kx16) 150ns RoHS:否 制造商:Maxim Integrated 類型: 存儲(chǔ)容量:1024 bit 組織:1 K x 1 接口類型: 工作電流:5 uA 編程電壓: 工作電源電壓:2.8 V to 6 V 最大工作溫度:+ 85 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:TO-92 |
| M27C1024-15F1TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1 Mbit 64Kb x16 UV EPROM and OTP EPROM |
| M27C1024-15F1X | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1 Mbit 64Kb x16 UV EPROM and OTP EPROM |
| M27C1024-15F3TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1 Mbit 64Kb x16 UV EPROM and OTP EPROM |
| M27C1024-15F3X | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1 Mbit (64Kb x16) UV EPROM and OTP EPROM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。