ARM CortexTM-M1 10 Prod uct Bri e f" />
  • 參數(shù)資料
    型號(hào): M1A3P600-FG484I
    廠商: Microsemi SoC
    文件頁數(shù): 2/12頁
    文件大?。?/td> 0K
    描述: IC FPGA 1KB FLASH 600K 484-FBGA
    標(biāo)準(zhǔn)包裝: 40
    系列: ProASIC3
    RAM 位總計(jì): 110592
    輸入/輸出數(shù): 235
    門數(shù): 600000
    電源電壓: 1.425 V ~ 1.575 V
    安裝類型: 表面貼裝
    工作溫度: -40°C ~ 85°C
    封裝/外殼: 484-BGA
    供應(yīng)商設(shè)備封裝: 484-FPBGA(23x23)
    ARM CortexTM-M1
    10
    Prod uct Bri e f
    Bus Functional Model (BFM)
    Introduction
    During the development of an FPGA-based SoC, there
    are various stages of testing that can be undertaken. This
    can involve some, or all, of the following approaches:
    Hardware simulation using Verilog or VHDL
    Software simulation using a host-based instruction
    set simulator (ISS) of the SoC’s processor
    Hardware and software co-verification using a
    full-functional model of the processor in Verilog,
    VHDL or SWIFT form, or using a tool such as
    Seamless
    BFM Usage Flow
    The BFM acts as a pin-for-pin replacement of the
    Cortex-M1 in the simulation of the SoC subsystem. It
    initiates bus transactions on the native ARM Cortex-M1
    bus, which are cycle-accurate with real bus cycles that
    ARM Cortex-M1 would produce. It does not have the
    ability, however, to implement real ARM Cortex-M1
    instructions. The BFM may be used to run a basic test
    suite of the SoC subsystem, using the skeleton system
    testbench.
    You can edit the SoC Verilog/VHDL to add new design
    blocks. You can also fill out the system-level testbench to
    include tasks that test any newly added functionality, or
    add stubs to allow more complex system testing
    involving the IP cores. The BFM input scripts can also be
    manually enhanced to test out access to register
    locations in newly added logic. In this way, you can
    provide stimuli to the system from the inside (via the
    ARM Cortex-M1 BFM), as well as from the outside (via
    testbench tasks).
    Timing Shell
    There is a timing shell provided for each ARM Cortex-M1
    variant wrapped around the BFM. Therefore, the BFM is
    bus cycle accurate, and performs setup/hold checks to
    model output propagation delays.
    Debug
    The ARM Debug Architecture uses a protocol converter
    box to allow the debugger to talk directly to the core via
    a JTAG port. In effect, the scan chains in the core that are
    required for test are re-used for debugging. The core
    uses the scan chains to insert instructions directly into
    ARM Cortex-M1. The instructions are executed on the
    core and depending on the type of instruction that has
    been inserted, the core or the system state can be
    examined, saved, or changed. The architecture has the
    ability to execute instructions at a slow debug speed or
    to execute instructions at system speed.
    In debug mode, the user can perform the following
    functions:
    Core halt
    Core stepping
    Core register access
    Read/Write to TCMs
    Read/Write to AHB address space
    Breakpoint
    Watchpoints
    The main debug components are the following:
    Debug control registers – to access and control
    debugging of the core
    Breakpoint Unit (BPU) – to implement breakpoints
    Data Watchpoint Unit (DW) – to implement
    watchpoints and trigger resources
    Debug memory interfaces – to access external
    ITCM and DTCM
    ROM table
    相關(guān)PDF資料
    PDF描述
    M1AGL600V5-FGG484 IC FPGA 1KB FLASH 600K 484-FBGA
    AGL600V5-FG484 IC FPGA 1KB FLASH 600K 484-FBGA
    A54SX32A-TQG176 IC FPGA SX 48K GATES 176-TQFP
    A54SX32A-TQ176 IC FPGA SX 48K GATES 176-TQFP
    A1010B-PQG100C IC FPGA 1200 GATES 100-PQFP COM
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    M1A3P600-FGG144 功能描述:IC FPGA 1KB FLASH 600K 144-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:ProASIC3 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計(jì):- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)
    M1A3P600-FGG144ES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3 Flash Family FPGAs
    M1A3P600-FGG144I 功能描述:IC FPGA 1KB FLASH 600K 144-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:ProASIC3 標(biāo)準(zhǔn)包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-FPBGA(17x17)
    M1A3P600-FGG144PP 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3 Flash Family FPGAs
    M1A3P600-FGG256 功能描述:IC FPGA 1KB FLASH 600K 256-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:ProASIC3 標(biāo)準(zhǔn)包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-FPBGA(17x17)