![](http://datasheet.mmic.net.cn/80000/LV8414CS_datasheet_2358210/LV8414CS_9.png)
LV8414CS
No.A1868-9/36
Data transfer write format
The slave address and Write command must be allocated to the first byte (8 bits) and the register address in the “Serial
data truth table” must be designated in the second byte.
For the third byte, data transfer is carried out to the address designated by the register address which is written in the
second byte. Subsequently, if data continues, the register address value is automatically incremented for the fourth and
subsequent bytes.
Thus, continuous data transfer starting at the designated address is made possible.
When the register address is set to “00000011,” the address to which the next byte is transferred wraps around to
"00000000."
(1) Data write example
(2) Actual example of continuous data transfer
Based on the “Serial data truth table” on the next page, the following settings are used for the actual example of the
continuous data transfer shown in the above figure.
(Data transfer is set at the SCL rising edge of “D0” of each data.)
1/2-channel settings:
Output ON, reset release, reverse (CCW) rotation, current reference voltage setting of 0.2V, no CLK1 frequency
division, 1-2 phase setting
3/4-channel settings:
Output ON, reset release, forward (CW) rotation, current reference voltage setting of 0.2V, no CLK2 frequency
division, 1-2 phase setting
Other settings:
400kHz chopping frequency, photo sensor OFF, MO output channels set to 1/2 channels, current reference voltage
setting of 0.2V
S
1
0
1
0
A
0
1
A
Data 1
Write data to register address
00000001
Register address set
(00000001)
Slave address
Start condition
P Stop condition
Master side transmission
Slave side transmission
A Acknowledge
R/W = 0 written
A
Data 2
A
Data 3
A
Data 4
Write data to register address
00000000
Write data to register address
00000011
Write data to register address
00000010
A
P
3/4-channel
Output on
Reset release
Forward rotation
Current reference
voltage 0.2V
1/2-channel
CLK1 frequency
division
1-2 phase setting
3/4-channel
CLK2 frequency
division
1-2 phase setting
400kHz chopping
photo sensor OFF
MO output
channels set to 1/2
channels
MO output Initial
position
1/2-channel
Output on
Reset release
Reverse rotation
Current reference
voltage 0.2V
A7 A6 A5 A4 A3 A2 A1 A0
0 0 0 000 0 1
1 1 1 001 0 0
D7 D6 D5 D4 D3 D2 D1 D0
11 0 0 0 0 0 0
D7 D6 D5 D4 D3 D2 D1 D0
0 1 0 100 0 0
D7 D6 D5 D4 D3 D2 D1 D0
0 0 0 000 0 0
D7 D6 D5 D4 D3 D2 D1 D0
11 0 0 1 0 0 0
SCL
Start
Stop
SDA
M
S
B
L
S
B
M
S
B
L
S
B
M
S
B
L
S
B
M
S
B
L
S
B
M
S
B
L
S
B
M
S
B
L
S
B
A
C
K
A
C
K
A
C
K
A
C
K
A
C
K
A
C
K
W
Slave
address
Register
address
Data