- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄180046 > LUCL9219GAR-DT Low-Cost Line Interface with Reverse Battery and Dual Current Limit PDF資料下載
參數(shù)資料
| 型號(hào)： | LUCL9219GAR-DT |
| 英文描述： | Low-Cost Line Interface with Reverse Battery and Dual Current Limit |
| 中文描述： | 低成本線接口，具有反向電池和雙電流限制 |
| 文件頁(yè)數(shù)： | 30/30頁(yè) |
| 文件大?。?/td> | 397K |
| 代理商： | LUCL9219GAR-DT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)當(dāng)前第30頁(yè)
Agere Systems Inc.
9
Data Sheet
November 2001
with Reverse Battery and Dual Current Limit
L9219A/G Low-Cost Line Interface
Electrical Characteristics (continued)
Table 5. 2-Wire Port
1. The longitudinal current is independent of dc loop current.
2. Current-limit ILIM is programmed by a resistor, RPROG, from pin IPROG to DCOUT. ILIM is specified at the loop resistance where current limiting
begins (see Figure 13).
3. This parameter is not tested in production. It is guaranteed by design and device characterization.
4. Specification is reduced to |VBAT1 + 10.5 V| minimum when VBAT1 = –70 V at 85
°C.
5. Longitudinal balance of circuit card will depend on loop series protection resistor matching and magnitude. More information is available in
the Applications section of this document.
Parameter
Min
Typ
Max
Unit
Tip or Ring Drive Current = dc + Longitudinal + Signal
Currents
80
—
mA
Signal Current
15
—
mArms
Longitudinal Current Capability per Wire1
8.5
15
—
mArms
dc Loop Current Limit2:
Allowed Range Including Tolerance3
Accuracy (RLOOP = 100
, VBAT = –48 V)
15
—
±5
45
—
mA
%
Powerup Open Loop Voltage Levels:
Common-mode Voltage
Differential Voltage VBAT = –48 V4 (Gain = 2)
Differential Voltage VBAT = –48 V4 (Gain = 7.86)
—
|VBAT + 7.5|
|VBAT + 8.0|
VBAT/2
|VBAT + 6.5|
—
|VBAT + 5.9|
V
Disconnect State:
Leakage
—
10
150
A
dc Feed Resistance (for ILOOP below regulation level) (does
not include protection resistor)
—
70
100
Loop Resistance Range (–3.17 dBm overload into
900
; not including protection):
ILOOP = 20 mA at VBAT = –48 V
1800
—
Longitudinal to Metallic Balance—
IEEE Std. 455
(See Figure 7)5:
200 Hz to 3400 Hz
58
61
—
dB
Metallic to Longitudinal Balance (open loop):
200 Hz to 4 kHz
40
—
dB
RFI Rejection (See Figure 8)3, 0.5 Vrms, 50
Source,
30% AM Mod 1 kHz:
500 kHz to 100 MHz
—
–55
—
–45
—
dBV
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LUPXA255A0C200 | 32-BIT, 200 MHz, MICROPROCESSOR, PBGA256 |
| LUPXA255A0C300 | 32-BIT, 300 MHz, MICROPROCESSOR, PBGA256 |
| LV100 | Voltage Transducer LV 100 |
| LV200-AW | Voltage Transducer LV 200-AW/2 |
| LV25-1000 | Voltage Transducer LV 25-1000 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LUCL9310AP-D | 制造商:AGERE 制造商全稱:AGERE 功能描述:Line Interface and Line Access Circuit Full-Feature SLIC,Ringing Relay,and Test Access Device |
| LUCL9310AP-DT | 制造商:AGERE 制造商全稱:AGERE 功能描述:Line Interface and Line Access Circuit Full-Feature SLIC,Ringing Relay,and Test Access Device |
| LUCL9310GP-D | 制造商:AGERE 制造商全稱:AGERE 功能描述:Line Interface and Line Access Circuit Full-Feature SLIC,Ringing Relay,and Test Access Device |
| LUCL9310GP-DT | 制造商:AGERE 制造商全稱:AGERE 功能描述:Line Interface and Line Access Circuit Full-Feature SLIC,Ringing Relay,and Test Access Device |
| LUCL9311AP-D | 制造商:AGERE 制造商全稱:AGERE 功能描述:Line Interface and Line Access Circuit Full-Feature SLIC with High Longitudinal Balance, Ringing Relay,and GR-909 Test Access |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。