參數(shù)資料
型號： LU3X54FT
英文描述： QUAD-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX
中文描述： 四場效應(yīng)管（快速以太網(wǎng)收發(fā)器）的10Base-T/100Base-TX/FX
文件頁數(shù)： 18/54頁
文件大小： 677K
代理商： LU3X54FT
LU3X54FT
QUAD-FET for 10Base-T/100Base-TX/FX
Data Sheet
July 2000
18
Lucent Technologies Inc.
Pin Information
(continued)
Pin Descriptions
(continued)
When operating in bused MII mode, 100 Mbits/s data is bused to MII port A, and 10 Mbits/s data is bused to MII
port B.
Table 4. MII/Serial Interface Pins in Bused MII Mode
Pin
125
Signal
TX_CLK25
Type
O
Description
Shared Transmit Clock (25 MHz).
25 MHz clock output in 100 Mbits/s mode.
TX_CLK25 provides timing reference for the transfer of the TX_EN100,
TXD_100, and TX_ER signals that are sampled on the rising edge of
TX_CLK25.
Shared Transmit Clock (10 MHz).
10 MHz clock output in 10 Mbits/s serial
mode. TX_CLK10 provides timing reference for the transfer of the TX_EN10
and TXD_10 signals that are sampled on the rising edge of TX_CLK10.
148
TX_CLK10
O
When operating in 10 Mbits/s bused mode, the REF10 input clock must be
used, and the REF_SEL pin must be pulled high through a 4.7 k
resistor
(TXLED[A] pin).
Carrier Sense—10 Mbits/s Mode.
When CRS_SEL is low, this signal is
asserted high when either the transmit or receive medium is nonidle. This sig-
nal remains asserted throughout a collision condition. When CRS_SEL is
high, CRS_10 is asserted on receive activity only. CRS_SEL is set via the MII
management interface or the CRS_SEL pin.
109
108
107
105
CRS_10[D:A]
O
When SMART_MODE_SELECT is asserted, the LU3X54FT will internally OR
together the CRS_10 and the CRS_100 signals and output them on the
CRS_100 signals.
Carrier Sense—100 Mbits/s Mode.
When CRS_SEL is low, this signal is
asserted high when either the transmit or receive medium is nonidle. This sig-
nal remains asserted throughout a collision condition. When CRS_SEL is
high, CRS_100 is asserted on receive activity only. CRS_SEL is set via the MII
management interface or the CRS_SEL pin.
Carrier Sense—10/100 Mbits/s Smart Mode.
When
SMART_MODE_SELECT is asserted, the LU3X54FT will internally OR
together the CRS_10 and the CRS_100 signals and output them on the
CRS_100 signals.
Shared Receive Clock.
10 MHz clock output in 10 Mbits/s serial mode.
RX_CLK10 has a worst-case 45/55 duty cycle. RX_CLK10 provides the timing
reference for the transfer of RXD_10 when in the 10 Mbits/s mode. This signal
is sampled on the rising edge of RX_CLK10.
Shared Receive Clock.
25 MHz clock output in the 100 Mbits/s mode.
RX_CLK25 has a worst-case 45/55 duty cycle. RX_CLK25 provides the timing
reference for the transfer of RX_DV, RXD_100, and RX_ER signals when in
the 100 Mbits/s mode. These signals are sampled on the rising edge of
RX_CLK100.
Shared Receive Data.
Serial data output that is synchronous to the falling
edge of RX_CLK10.
99
66
149
126
CRS_100[D:A]/
CRS_10/100[D:A]
O
154
RX_CLK10
O
131
RX_CLK25
O
155
RXD_10
O
相關(guān)PDF資料
PDF描述
LU3X54FTL QUAD-FET for 10Base-T/100Base-TX/FX
LU3X54FTL-HS208-DB QUAD-FET for 10Base-T/100Base-TX/FX
LU3X54FT Quad-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX(應(yīng)用于10基數(shù)-T和100基數(shù)-TX/FX的四快速以太網(wǎng)收發(fā)器)
LU5X34F Quad Gigabit Ethernet Transceiver
LU5X34F Quad Gigabit Ethernet Transceiver(千兆位以太網(wǎng)四收發(fā)器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LU3X54FTL 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET for 10Base-T/100Base-TX/FX
LU3X54FTLHS208 制造商:Alcatel-Lucent 功能描述:3X54FTLHS208
LU3X54FTL-HS208-DB 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET for 10Base-T/100Base-TX/FX
LU3X54FTLHS208-DB 制造商:Alcatel-Lucent 功能描述:3X54FTLHS208-DB
LU400 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:NEMA Cabinet Legs
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*