- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367612 > LU3X31T-T64 (Lineage Power) Single-Port 3 V 10/100 Ethernet Transceiver TX/FX(單端口 3 V 10M位和100M位以太網(wǎng)收發(fā)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | LU3X31T-T64 |
| 廠商： | Lineage Power |
| 英文描述： | Single-Port 3 V 10/100 Ethernet Transceiver TX/FX(單端口 3 V 10M位和100M位以太網(wǎng)收發(fā)器) |
| 中文描述： | 單端口3伏10/100以太網(wǎng)收發(fā)器德克薩斯州/外匯（單端口3伏1000萬位和100米位以太網(wǎng)收發(fā)器） |
| 文件頁(yè)數(shù)： | 28/44頁(yè) |
| 文件大?。?/td> | 580K |
| 代理商： | LU3X31T-T64 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)當(dāng)前第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
LU3X31T-T64 Single-Port 3 V
10/100 Ethernet Transceiver TX
Preliminary Data Sheet
July 2000
28
Lucent Technologies Inc.
Table 22. Config 100 Register (Register 18h)
0
LED Pulse Stretching Disable 1
LED pulse stretching disabled.
0
LED pulse stretching enabled.
When pulse stretching is enabled, all LED
outputs are stretched to 48 ms—72 ms.
R/W
0
Bit(s)
15
Name
BPSCR
Description
R/W
R/W
Default
Pin
1
Disable scrambler/descrambler.
0
Enable scrambler/descrambler.
This bit is initialized to the logic level of
BPSCR pin (pin 41) at powerup or reset.
1
Disable 4B/5B encoder/decoder.
0
Enable 4B/5B encoder/decoder.
This bit is initialized to the logic level of
BP4B5B pin (pin 42) at powerup or reset.
Reserved.
1
Pass unaligned data to MII.
0
Pass aligned data to MII.
This bit is initialized to the logic level of
BPALIGN pin (pin 44) at powerup or reset.
Reserved.
1
Force good link in 100 Mbits/s mode.
0
Normal operation.
Reserved.
1
Passes HALT symbols to the MII.
0
Normal operation.
1
Loads the scrambler seed.
0
Normal operation.
Setting this bit loads the user seed stored
in register 19h into the 100Base-X scram-
bler. The content of this bit returns to 0
after the loading process is completed and
no transmit is active.
1
Burst mode.
0
Normal operation.
Setting this bit expands the 722
μ
s scram-
bler time-out period to 2,000
μ
s.
Reserved.
14
BP4B5B
R/W
Pin
13
12
Reserved
BPALIGN
RO
R/W
0h
Pin
11:10
9
Reserved
RO
R/W
0h
0h
Force Good Link 100
8:6
5
Reserved
Accept Halt
RO
R/W
0h
0h
4
Load Seed
R/W, SC
0h
3
Burst Mode
R/W
0h
2:0
Reserved
RO
0h
Bit(s)
Name
Description
R/W
Default
MII Registers
(continued)
Table 21. PHY Control/Status Register (Register 17h)
(continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LU59002 | Consumer IC |
| LU6612 | LU6612 FASTCAT TM Single-FET for 10Base-T/100Base-TX |
| LU6612-T64-DB | LU6612 FASTCAT TM Single-FET for 10Base-T/100Base-TX |
| LU6612 | Single-FET for 10Base-T/100Base-TX(應(yīng)用于10基數(shù)-T和100基數(shù)-TX 的單快速以太網(wǎng)收發(fā)器) |
| LU6X14FT | Telecommunication IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LU3X34FTR | 制造商:AGERE 制造商全稱:AGERE 功能描述:Quad 3 V 10/100 Ethernet Transceiver TX/FX |
| LU3X34FTR-HS128-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:Quad 3 V 10/100 Ethernet Transceiver TX/FX |
| LU3X54FT | 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX |
| LU3X54FTL | 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET for 10Base-T/100Base-TX/FX |
| LU3X54FTLHS208 | 制造商:Alcatel-Lucent 功能描述:3X54FTLHS208 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。