參數(shù)資料
型號: LTC693IS#PBF
廠商: LINEAR TECHNOLOGY CORP
元件分類: 電源管理
英文描述: 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO16
封裝: PLASTIC, SOL-16
文件頁數(shù): 3/16頁
文件大?。?/td> 308K
代理商: LTC693IS#PBF
11
LTC692/LTC693
Power Fail Warning
The LTC692/LTC693 generate a Power Failure Output
(PFO) for early warning of failure in the microprocessor's
power supply. This is accomplished by comparing the
Power Failure Input (PFI) with an internal 1.3V reference.
PFO goes low when the voltage at the PFI pin is less than
1.3V. Typically PFI is driven by an external voltage divider
(R1 and R2 in Figures 8 and 9) which senses either an
unregulated DC input or a regulated 5V output. The voltage
divider ratio can be chosen such that the voltage at the PFI
pin falls below 1.3V, several milliseconds before the 5V
supply falls below the maximum reset voltage threshold of
4.50V. PFO is normally used to interrupt the microproces-
sor to execute shutdown procedure between PFO and
RESET or RESET.
The power fail comparator, C3, does not have hysteresis.
Hysteresis can be added however, by connecting a resis-
tor between the PFO output and the noninverting PFI input
pin as shown in Figures 8 and 9. The upper and lower trip
points in the comparator are established as follows:
When PFO output is low, R3 sinks current from the
summing junction at the PFI pin.
When PFO output is high, the series combination of R3 and
R4 source current into the PFI summing junction.
Example 1: The circuit in Figure 8 demonstrates the use of
the power fail comparator to monitor the unregulated
power supply input. Assuming the the rate of decay of the
supply input VIN is 100mV/ms and the total time to execute
a shutdown procedure is 8ms. Also, the noise of VIN is
200mV. With these assumptions in mind, we can reason-
ably set VL = 7.25V which is 1.25V greater than the sum of
maximum reset voltage threshold and the dropout voltage
of LT1086-5 (4.5V + 1.5V) and VHYSTERESIS = 850mV.
U
S
A
O
PPLICATI
WU
U
I FOR ATIO
Figure 6. A Typical Nonvolatile CMOS RAM Application
5V
3V
0.1
F
10
F
VBATT
VCC
LTC693
VOUT
GND
LTC692/3 F06
VCC
RESET
CE IN
CE OUT
RESET
0.1
F
TO
P
FROM DECODER
CS
20ns PROPAGATION DELAY
62512
RAM
+
GND
Figure 7. Write Protect for RAM with the LTC692
5V
3V
0.1
F
10
F
VBATT
VCC
LTC692
VOUT
GND
LTC692/3 F07
VCC
RESET
0.1
F
CS
62128
RAM
CS1
CS2
GND
+
V = 1.3V 1+
R1
R2
R1
R3
H
+
V
1.3V 1
R1
R2
(5V – 1.3V)R1
1.3V(R3 R4)
L =+
+
Assuming R4
R3,V
5V
R1
R3
HYSTERESIS
<<
=
10
F
10
F
VIN VOUT
ADJ
LTC692/3 F09
0.1
F
TO
P
LT1086-5
VIN ≥ 6.5V
R4
10k
+
R1
27k
R3
2.7M
R2
8.2k
+
5V
R5
3.3k
VCC
GND
PFO
PFI
LTC692
LTC693
Figure 9. Monitoring
Regulated DC Supply
with the LTC692/LTC693 Power Fail Comparator
10
F
100
F
VIN
VOUT
ADJ
LTC692/3 F08
VCC
0.1
F
TO
P
PFO
GND
LT1086-5
VIN ≥ 7.5V
R4
10k
PFI
LTC692
LTC693
R1
51k
R2
10k
R3
300k
++
5V
Figure 8. Monitoring
Unregulated DC Supply with the
LTC692/LTC693 Power Fail Comparator
相關(guān)PDF資料
PDF描述
LTC694CN-3.3 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDIP8
LTC694IN-3.3 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDIP8
LTC694CN8-3.3#TRPBF 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDIP8
LTC695CN-3.3#TRPBF 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDIP16
LTC695IS 4-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC694 制造商:LINER 制造商全稱:Linear Technology 功能描述:Microprocessor Supervisory Circuits
LTC6943 制造商:LINER 制造商全稱:Linear Technology 功能描述:Micropower, Dual Precision Instrumentation Switched Capacitor Building Block
LTC694-3.3 制造商:LINER 制造商全稱:Linear Technology 功能描述:Low Voltage Supervisorwith 27 Selectable Thresholds and Watchdog Timer
LTC6943CGN 制造商:LINER 制造商全稱:Linear Technology 功能描述:Micropower, Dual Precision Instrumentation Switched Capacitor Building Block
LTC6943CGN#PBF 功能描述:IC BUILDNG BLK SWCAP DUAL 16SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 標(biāo)準(zhǔn)包裝:43 系列:- 應(yīng)用:控制器,Intel VR11 輸入電壓:5 V ~ 12 V 輸出數(shù):1 輸出電壓:0.5 V ~ 1.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-QFN(7x7) 包裝:管件