- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5435 > LTC6240HS8#TRPBF (Linear Technology)IC OP AMP SINGLE R-R 8-SOIC PDF資料下載
參數(shù)資料
| 型號： | LTC6240HS8#TRPBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 15/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC OP AMP SINGLE R-R 8-SOIC |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 放大器類型： | 通用 |
| 電路數(shù)： | 1 |
| 輸出類型： | 滿擺幅 |
| 轉(zhuǎn)換速率： | 10 V/µs |
| 增益帶寬積： | 18MHz |
| 電流 - 輸入偏壓： | 0.2pA |
| 電壓 - 輸入偏移： | 50µV |
| 電流 - 電源： | 2mA |
| 電流 - 輸出 / 通道： | 30mA |
| 電壓 - 電源，單路/雙路(±)： | 2.8 V ~ 6 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SO |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
LTC6240/LTC6241/LTC6242
22
624012fe
Figure 8. Wideband Difference Amplier with High
Input Impedance and Digitally Programmable Gain
The low bias current and current noise of the LTC6241
allow the use of high valued input resistors, 100k or
greater. Resistors R1, R2, R3 and R4 are equal and the
gain of the difference amplier is one. An LTC6910-2 PGA
amplies the difference amplier output with inverting
gains of –1, –2, –4, –8, –16, –32 and –64. The second
LTC6241 op amp is used as an integrator to set the DC
output voltage equal to the LT6650 reference voltage VREF.
The integrator drives the PGA analog ground to provide
a feedback loop, in addition to blocking any DC voltage
through the PGA. The reference voltage of the LT6650
can be set to a voltage from 400mV to V+ – 350mV with
resistors R5 and R6. If R6 is 20k or less, the error due
to the LT6650 op amp bias current is negligible. The low
voltage offset and drift of the LTC6241 integrator will not
contribute any signicant error to the LT6650 reference
voltage. The LT6650 VREF voltage has a maximum error
of ±2% with 1% resistors. The upper –3dB frequency of
the amplier is set by resistor R3 and capacitor C1 and
is limited by the bandwidth of the PGA when operated at
a gain of 64. Capacitor C2 is equal to C1 and is added to
maintain good common mode rejection at high frequency.
The lower –3dB frequency is set by the integrator resistor
R7, capacitor C3, and the gain setting of the LTC6910-2
PGA. This lower –3dB zero frequency is multiplied by the
PGA gain. The rail-to-rail output of the LTC6910-2 PGA
allows for a maximum output peak-to-peak voltage equal
to twice the VREF voltage. At the maximum gain setting of
64, the maximum peak-to-peak difference between inputs
V1 and V2 is equal to twice VREF divided by 64.
Example Design: Design a programmable gain AC differ-
ence amplier, with a bandwidth of at least 10Hz to 100kHz,
an input impedance equal to or greater than 100kΩ, and
an output DC reference equal to 1V.
a. Select input resistors R1, R2, R3 and R4 equal to
100k.
b. If the upper –3dB frequency is 100kHz then C1 = 1/(2π
R2 f3dB) = 1/(6.28 100kΩ 100kHz) = 15pF (to
the nearest 5% value) and C2 = C1 = 15pF.
c. Select R7 equal to one 1M and set the lower –3dB
frequency to 10Hz at the highest PGA gain of 64, then
C3 = Gain/(2π R7 f3dB) = 64/(6.28 100kΩ 10Hz)
= 1μF. Lower gains settings will give a lower f3dB.
d. Calculate the value of R5 to set the LT6650 reference
equal to 1V;
VREF = 0.4(R5/R6 + 1), so R5 = R6(2.5VREF – 1). For
R6 = 20kΩ, R5 = 30kΩ
With VREF = 1V the maximum input difference voltage
is equal to 2V/64 = 31.2mV.
40nVpp Noise, 0.05μV/°C Drift, Chopped FET
Amplier
Figure 9’s circuit combines the ±5V rail-to-rail performance
of the LTC6241HV with a pair of extremely low noise JFETs
congured in a chopper based carrier modulation scheme
APPLICATIONS INFORMATION
6241 F08
R4
R3
R2
–
+
1/2
LTC6241
C1
C2
1μF
0.1μF
8
765
G2
G1
G0
1
2
234
AGND
OUT
IN
V–
V+
0.1μF
V+
R1
R1 = R2 = R3 = R4
V2
V1
R5
1k
1000pF
3
4
5
R6
20k
LTC6910-2
LT6650
VOUT
VREF
–
+
1/2
LTC6241
C3
R7
100Ω
1μF
DIGITAL INPUTS
G1
G2
GO
GAIN
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
–1
–2
–4
–8
–16
–32
–64
VOUT = (V1 – V2) GAIN + VREF
V
R
Rk
V
REF
=+
=
04
5
6
1
510
5
2
R6 20
.
–
k
d BANDWIDTH
f
RC
HIGH
LOW
HIGH
––
3
1
23
=
12
7
3
f
GAIN
RC
LOW =
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSW-131-06-S-S | CONN HEADER 31POS .100" SGL GOLD |
| LT1784CS5#TRMPBF | IC OPAMP R-R IN/OUT TSOT-23-5 |
| TSW-132-06-S-S | CONN HEADER 32POS .100" SGL GOLD |
| LTC2054CS5#TRM | IC OPAMP 0-DRIFT SGL LP TSOT23-5 |
| P6SMB36AT3 | TVS ZENER UNIDIR 600W 36V SMB |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC6240HVCS5 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Single/Dual/Quad 18MHz, Low Noise, Rail-to-Rail Output, CMOS Op Amps |
| LTC6240HVCS5#PBF | 制造商:Linear Technology 功能描述:OP Amp Single GP R-R O/P 5.5V/11V 5-Pin TSOT-23 制造商:Linear Technology 功能描述:SC-Amps/Industrial, Cut Tape Single Precision 18MHz Low Noise CMOS Op Amp |
| LTC6240HVCS5#TRMPBF | 功能描述:IC OP AMP SINGLE R-R TSOT23-5 RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 放大器類型:電壓反饋 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:33 V/µs 增益帶寬積:20MHz -3db帶寬:30MHz 電流 - 輸入偏壓:2nA 電壓 - 輸入偏移:3000µV 電流 - 電源:2.5mA 電流 - 輸出 / 通道:30mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 16.5 V，±2.25 V ~ 8.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR) |
| LTC6240HVCS5#TRPBF | 功能描述:IC OP AMP SINGLE R-R TSOT23-5 RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 放大器類型:電壓反饋 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:33 V/µs 增益帶寬積:20MHz -3db帶寬:30MHz 電流 - 輸入偏壓:2nA 電壓 - 輸入偏移:3000µV 電流 - 電源:2.5mA 電流 - 輸出 / 通道:30mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 16.5 V，±2.25 V ~ 8.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR) |
| LTC6240HVCS8 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Single/Dual/Quad 18MHz, Low Noise, Rail-to-Rail Output, CMOS Op Amps |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。