- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄44996 > LTC4222CG#TRPBF (LINEAR TECHNOLOGY CORP) 2-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO36 PDF資料下載
參數(shù)資料
| 型號： | LTC4222CG#TRPBF |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | 電源管理 |
| 英文描述： | 2-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO36 |
| 封裝： | 5.30 MM, LEAD FREE, PLASTIC, SSOP-36 |
| 文件頁數(shù)： | 7/32頁 |
| 文件大小： | 280K |
| 代理商： | LTC4222CG#TRPBF |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
LTC4222
15
4222fa
APPLICATIONS INFORMATION
Figure 2. Power-Up Waveform
VDD + 6V
VGATE
VOUT
GPIO
(POWER GOOD)
ILOAD RSENSE
VDD
VSENSE
25mV
10mV
SS
LIMITED
FB
LIMITED
4222 F02
TIMER
EXPIRES
tSTARTUP
the output, a 12μA pull-up current (IGATE) from the GATE
pin slews the gate upwards and resulting current is less
than the current limit. Because the inrush current is less
than the current limit, the start-up timer can expire without
producing an overcurrent fault and a small timer capacitor
may be used. After the timer has expired power good will
not be signaled until the FB pin crosses its threshold and
the GATE-to-SOURCE voltage crosses the 4.3V threshold
that indicates the MOSFET is fully enhanced. When both
those conditions are met the output voltage is suitable
for the load to be turned on and the impedance back to
the supply through the MOSFET is low. Power good is
then asserted with the GPIO pin or read via the interface,
signaling that it is safe to turn on downstream loads. A
power-bad fault is not generated when starting up in this
manner because the FB pin will cross its threshold before
the GATE-to-SOURCE threshold is crossed. RG should be
chosen such that IGATE RG is less than the threshold of
the MOSFET to avoid a current spike at the beginning of
startup. Reducing RG degrades the stability of the current
limit circuit, see applications information on current limit
stability.
GATE Pin Voltage
A curve of GATE-to-SOURCE voltage vs VDD is shown in
the Typical Performance Characteristics. At minimum input
supply voltage of 2.9V, the minimum GATE-to-SOURCE
drive voltage is 4.7V. The GATE-to-SOURCE voltage is
clamped below 6.5V to protect the gates of logic-level
N-channel MOSFETs.
Turn-Off Sequence
One or both GATE pins are turned off by a variety of con-
ditions. A normal turn-off is initiated by an ON pin going
low or a serial bus turn-off command. Additionally, several
fault conditions cause a GATE to turn off. These include an
input overvoltage (OV pin), input undervoltage (UV pin),
overcurrentcircuitbreaker(SENSE–pin),orENtransitioning
high. Writing a logic one into the UV, OV or OC fault bits
(FAULT register bits 0 to 2 in Table 6) also latches off the
associated GATE if their auto-retry bits are set to false.
A MOSFET is turned off with a 1mA current pulling down
the GATE pin to ground. With the MOSFET turned off, the
SOURCE and FB voltages drop as CL discharges. When
the FB voltage crosses below its threshold, GPIO may be
congured to pull low to indicate that the output power
is no longer good.
If the INTVCC pin drops below 2.60V for greater than 1μs,
or the associated VDD pin falls below 2.35V for greater than
2μs, a fast shut down of the MOSFET is initiated. In this
case the GATE pin is pulled down with a 450mA current
to the SOURCE pin.
Overcurrent Fault
The LTC4222 has different current limiting behavior during
start-up, when the output supply ramps up under TIMER,
SS and FB control, and normal operation. As such it can
generate an overcurrent fault during both phases of op-
eration. Both set the faulting supply’s overcurrent fault bit
(FAULT register bit 2) and shut off the faulting GATE, or
both GATEs if the CONFIG pin is low.
During start-up when both TIMER and SS are ramping,
the current limit is a function of SS pin voltage and the
voltage on the FB pins. A supply could power up entirely
in current limit depending on the bypass capacitor at the
outputs of the ramping supplies. The TIMER pin sets
the time duration for current limit during start-up, either
12.3ms/μF when using a timer capacitor, or 100ms when
the TIMER pin is tied to INTVCC. If the supply is still in
current limit at the end of the timing cycle, an overcurrent
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC4222IUH#TRPBF | 2-CHANNEL POWER SUPPLY SUPPORT CKT, PQCC32 |
| LTC4222IUH#PBF | 2-CHANNEL POWER SUPPLY SUPPORT CKT, PQCC32 |
| LTC4227CGN-2#TRPBF | POWER SUPPLY MANAGEMENT CKT, PDSO16 |
| LTC4227IGN-1#PBF | POWER SUPPLY MANAGEMENT CKT, PDSO16 |
| LTC4227CUFD-1#TRPBF | POWER SUPPLY MANAGEMENT CKT, PQCC20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC4222CUH#PBF | 功能描述:IC CTRLR DUAL HOT SWAP 32-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:119 系列:- 類型:熱交換控制器 應(yīng)用:通用型，PCI Express? 內(nèi)部開關(guān):無 電流限制:- 電源電壓:3.3V，12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應(yīng)商設(shè)備封裝:80-TQFP（12x12） 包裝:托盤 產(chǎn)品目錄頁面:1423 (CN2011-ZH PDF) |
| LTC4222CUH#TRPBF | 功能描述:IC CTRLR DUAL HOT SWAP 32-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:119 系列:- 類型:熱交換控制器 應(yīng)用:通用型，PCI Express? 內(nèi)部開關(guān):無 電流限制:- 電源電壓:3.3V，12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應(yīng)商設(shè)備封裝:80-TQFP（12x12） 包裝:托盤 產(chǎn)品目錄頁面:1423 (CN2011-ZH PDF) |
| LTC4222CUH-PBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Hot Swap Controller with I2C Compatible Monitoring |
| LTC4222CUH-TRPBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Hot Swap Controller with I2C Compatible Monitoring |
| LTC4222IG#PBF | 功能描述:IC CTRLR DUAL HOT SWAP 36-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:119 系列:- 類型:熱交換控制器 應(yīng)用:通用型，PCI Express? 內(nèi)部開關(guān):無 電流限制:- 電源電壓:3.3V，12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應(yīng)商設(shè)備封裝:80-TQFP（12x12） 包裝:托盤 產(chǎn)品目錄頁面:1423 (CN2011-ZH PDF) |
發(fā)布緊急采購，3分鐘左右您將得到回復。