- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384633 > LTC2484 (Linear Technology Corporation) Easy-to-Use, Ultra-Tiny 16-Bit ADC PDF資料下載
參數(shù)資料
| 型號： | LTC2484 |
| 廠商： | Linear Technology Corporation |
| 英文描述： | Easy-to-Use, Ultra-Tiny 16-Bit ADC |
| 中文描述： | 易于使用，超微型16位ADC |
| 文件頁數(shù)： | 10/20頁 |
| 文件大小： | 212K |
| 代理商： | LTC2484 |
LTC2450-1
10
24501fb
APPLICATIONS INFORMATION
Serial Clock Idle-High (CPOL = 1) Examples
In Figure 5, following a conversion cycle the LTC2450-1
automatically enters the low power sleep mode. The user
can monitor the conversion status at convenient intervals
using
CS
and SDO.
CS
is pulled LOW while SCK is HIGH to test whether or not
the chip is in the CONVERT state. While in the CONVERT
state, SDO is HIGH while
CS
is LOW. In the SLEEP state,
SDO is LOW while
CS
is LOW. These tests are not required
operational steps but may be useful for some applications.
When the data is available, the user applies 16 clock cycles
to transfer the result. The
CS
rising edge is then used to
initiate a new conversion.
The operation example of Figure 6 is identical to that of
Figure 5, except the new conversion cycle is triggered by
the falling edge of the serial clock (SCK). A 17th clock
pulse is used to trigger a new conversion cycle.
Serial Clock Idle-Low (CPOL = 0) Examples
In Figure 7, following a conversion cycle the LTC2450-1
automatically enters the low power sleep state. The user
determines data availability (and the end of conversion)
based upon external timing. The user then pulls
CS
low
(
CS
=
↓
)
and uses 16 clock cycles to transfer the result.
Following the 16th rising edge of the clock,
CS
is pulled high
(
CS
=
↑
), which triggers a new conversion.
The timing diagram in Figure 8 is identical to that of Figure 7,
except in this case a new conversion is triggered by SCK.
The 16th SCK falling edge triggers a new conversion cycle
and the
CS
signal is subsequently pulled high.
Figure 5. Idle-High (CPOL = 1) Serial Clock Operation Example.
The Rising Edge of
CS
Starts a New Conversion
Figure 6. Idle-High (CPOL = 1) Clock Operation Example.
A 17th Clock Pulse is Used to Trigger a New Conversion Cycle
D
15
clk
1
clk
2
clk
3
clk
4
clk
15
clk
16
D
14
D
13
D
12
D
2
D
1
D
0
SD0
SCK
CONVERT
CONVERT
SLEEP
LOW I
CC
DATA OUTPUT
24501 F05
CS
D
15
D
14
D
13
D
12
D
2
D
1
D
0
SD0
clk
1
clk
2
clk
3
clk
4
DATA OUTPUT
clk
15
clk
16
clk
17
SCK
CONVERT
CONVERT
SLEEP
LOW I
CC
24501 F06
CS
相關PDF資料 |
PDF描述 |
|---|---|
| LTC2485 | Easy-to-Use, Ultra-Tiny 16-Bit ADC |
| LTC2453 | Easy-to-Use, Ultra-Tiny, Differential, 16-Bit ADC With I2C Interface |
| LTC2453CDDBTRMPBF | Easy-to-Use, Ultra-Tiny, Differential, 16-Bit ADC With I2C Interface |
| LTC2453IDDBTRMPBF | Easy-to-Use, Ultra-Tiny, Differential, 16-Bit ADC With I2C Interface |
| LTC4416 | 36V, Low Loss Dual PowerPath Controllers for Large PFETs |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2484CDD | 制造商:Linear Technology 功能描述:ADC Single Delta-Sigma 7.5sps 24-bit Serial 10-Pin DFN EP |
| LTC2484CDD#PBF | 功能描述:IC ADC 24BIT 10-DFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| LTC2484CDD#TR | 制造商:Linear Technology 功能描述:ADC Single Delta-Sigma 7.5sps 24-bit Serial 10-Pin DFN EP T/R |
| LTC2484CDD#TRPBF | 功能描述:IC ADC 24BIT 10-DFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:2,500 系列:- 位數(shù):16 采樣率（每秒）:15 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉換器數(shù)目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應商設備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個單端，雙極；8 個差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
| LTC2484IDD | 制造商:Linear Technology 功能描述:ADC Single Delta-Sigma 7.5sps 24-bit Serial 10-Pin DFN EP |
發(fā)布緊急采購，3分鐘左右您將得到回復。