- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10348 > LTC2436-1IGN#TR (Linear Technology)IC CONV A/D 16B 2CH DIFF 16SSOP PDF資料下載
參數(shù)資料
| 型號： | LTC2436-1IGN#TR |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 17/28頁 |
| 文件大小： | 0K |
| 描述： | IC CONV A/D 16B 2CH DIFF 16SSOP |
| 標準包裝： | 2,500 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 6.8 |
| 數(shù)據(jù)接口： | MICROWIRE?，串行，SPI? |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 1mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SSOP（0.154"，3.90mm 寬） |
| 供應商設備封裝： | 16-SSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
LTC2436-1
24
24361f
translates into about 5.5 10–7 fEOSCLSB additional INL
error. Figure 23 shows the typical INL error due to the
source resistance driving the REF+ or REF– pins when
large CREF values are used. The effect of the source
resistance on the two reference pins is additive with
respect to this INL error. In general, matching of source
impedance for the REF+ and REF– pins does not help the
gain or the INL error. The user is thus advised to minimize
the combined source impedance driving the REF+ and
REF– pins rather than to try to match it.
The magnitude of the dynamic reference current depends
upon the size of the very stable internal sampling capaci-
tors and upon the accuracy of the converter sampling
clock. The accuracy of the internal clock over the entire
temperature and power supply range is typical better than
0.5%. Such a specification can also be easily achieved by
an external clock. When relatively stable resistors
(50ppm/
°C) are used for the external source impedance
seen by REF+ and REF–, the expected drift of the dynamic
current gain error will be insignificant (about 1% of its
value over the entire temperature and voltage range). Even
for the most stringent applications a one-time calibration
operation may be sufficient.
In addition to the reference sampling charge, the reference
pins ESD protection diodes have a temperature dependent
leakage current. This leakage current, nominally 1nA
(
±10nA max), results in a small gain error. A 100 source
resistance will create a 0.05
V typical and 0.5V maxi-
mum full-scale error.
Output Data Rate
When using its internal oscillator, the LTC2436-1 can
produce up to 6.8 readings per second. The actual output
data rate will depend upon the length of the sleep and data
output phases which are controlled by the user and which
can be made insignificantly short. When operated with an
external conversion clock (FO connected to an external
oscillator), the LTC2436-1 output data rate can be in-
creased as desired. The duration of the conversion phase
is 20510/fEOSC. If fEOSC = 139,800Hz, the converter be-
haves as if the internal oscillator is used with simultaneous
50Hz/60Hz. There is no significant difference in the
LTC2436-1 performance between these two operation
modes.
An increase in fEOSC over the nominal 139,800Hz will
translate into a proportional increase in the maximum
output data rate. This substantial advantage is neverthe-
less accompanied by three potential effects, which must
be carefully considered.
First, a change in fEOSC will result in a proportional change
in the internal notch position and in a reduction of the
converter differential mode rejection at the power line
frequency. In many applications, the subsequent perfor-
mance degradation can be substantially reduced by rely-
ing upon the LTC2436-1’s exceptional common mode
rejection and by carefully eliminating common mode to
differential mode conversion sources in the input circuit.
The user should avoid single-ended input filters and
should maintain a very high degree of matching and
symmetry in the circuits driving the IN+ and IN– pins.
Second, the increase in clock frequency will increase
proportionally the amount of sampling charge transferred
through the input and the reference pins. If large external
APPLICATIO S I FOR ATIO
WU
UU
Figure 23. INL vs Differential Input Voltage (VIN = IN+ – IN–)
and Reference Source Resistance (RSOURCE at REF
+ and REF–
for Large CREF Values (CREF ≥ 1F)
VINDIF/VREFDIF
–0.5 –0.4–0.3–0.2–0.1 0
0.1 0.2 0.3 0.4 0.5
INL
(LSB)
1
0
–1
VCC = 5V
REF+ = 5V
REF– = GND
VINCM = 0.5 (IN
+ + IN–) = 2.5V
FO = GND
CREF = 10F
TA = 25°C
RSOURCE = 1000
24361 F23
相關PDF資料 |
PDF描述 |
|---|---|
| VI-J3D-IW-B1 | CONVERTER MOD DC/DC 85V 100W |
| D38999/20JE26AN | CONN HSG RCPT 26POS WALL MT PINS |
| VI-J3B-IW-B1 | CONVERTER MOD DC/DC 95V 100W |
| MAX9719AETE+ | IC AMP AUDIO PWR 1.4W AB 16TQFN |
| LTC1199CMS8#TR | IC ADC 10BIT 450KHZ W/SD 8-MSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2439-1CGN | 功能描述:IC ADC 16BIT 16CH MCRPWR 28SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| LTC2439-1CGN#PBF | 功能描述:IC ADC 16BIT 16CH MCRPWR 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| LTC2439-1CGN#TR | 功能描述:IC ADC 16BIT 16CH MCRPWR 28SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| LTC2439-1CGN#TRPBF | 功能描述:IC ADC 16BIT 16CH MCRPWR 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| LTC24391IGN | 制造商:Linear Technology 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。