- 您現(xiàn)在的位置：買賣IC網 > PDF目錄10310 > LTC2225CUH#TRPBF (Linear Technology)IC ADC 12BIT 10MSPS 3V 32-QFN PDF資料下載
參數(shù)資料
| 型號： | LTC2225CUH#TRPBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 5/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 10MSPS 3V 32-QFN |
| 標準包裝： | 2,500 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 10M |
| 數(shù)據接口： | 并聯(lián) |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 69mW |
| 電壓電源： | 單電源 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-WFQFN 裸露焊盤 |
| 供應商設備封裝： | 32-QFN 裸露焊盤（5x5） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個單端，雙極; 1 個差分，雙極 |
LTC2225
13
2225fa
APPLICATIO S I FOR ATIO
WU
UU
An optional clock duty cycle stabilizer circuit can be used
if the input clock has a non 50% duty cycle. This circuit
uses the rising edge of the CLK pin to sample the analog
input. The falling edge of CLK is ignored and the internal
falling edge is generated by a phase-locked loop. The input
clock duty cycle can vary and the clock duty cycle stabilizer
will maintain a constant 50% internal duty cycle. If the
clock is turned off for a long period of time, the duty cycle
stabilizer circuit will require a hundred clock cycles for the
PLL to lock onto the input clock. To use the clock duty
cycle stabilizer, the MODE pin should be connected to
1/3VDD or 2/3VDD using external resistors.
The lower limit of the LTC2225 sample rate is determined
by droop of the sample-and-hold circuits. The pipelined
architecture of this ADC relies on storing analog signals on
small valued capacitors. Junction leakage will discharge
the capacitors. The specified minimum operating fre-
quency for the LTC2225 is 1Msps.
DIGITAL OUTPUTS
Table 1 shows the relationship between the analog input
voltage, the digital data bits, and the overflow bit.
It is not recommended to drive the SENSE pin with a logic
device. The SENSE pin should be tied to the appropriate
level as close to the converter as possible. If the SENSE pin
is driven externally, it should be bypassed to ground as
close to the device as possible with a 1
F ceramic capacitor.
Input Range
The input range can be set based on the application. The
2V input range will provide the best signal-to-noise perfor-
mance while maintaining excellent SFDR. The 1V input
range will have better SFDR performance, but the SNR will
degrade by 3.8dB.
Driving the Clock Input
The CLK input can be driven directly with a CMOS or TTL
level signal. A differential clock can also be used along with
a low-jitter CMOS converter before the CLK pin (see
Figure 8).
The noise performance of the LTC2225 can depend on the
clock signal quality as much as on the analog input. Any
noise present on the clock signal will result in additional
aperture jitter that will be RMS summed with the inherent
ADC aperture jitter.
Maximum and Minimum Conversion Rates
The maximum conversion rate for the LTC2225 is 10Msps.
For the ADC to operate properly, the CLK signal should
have a 50% (
±10%) duty cycle. Each half cycle must have
at least 40ns for the ADC internal circuitry to have enough
settling time for proper operation.
Figure 8. CLK Drive Using an LVDS or PECL to CMOS Converter
CLK
100
0.1
F
4.7
F
FERRITE
BEAD
CLEAN
SUPPLY
IF LVDS USE FIN1002 OR FIN1018.
FOR PECL, USE AZ1000ELT21 OR SIMILAR
2225 F08
LTC2225
Table 1. Output Codes vs Input Voltage
AIN
+ – AIN–
D11 – D0
(2V Range)
OF
(Offset Binary)
(2’s Complement)
>+1.000000V
1
1111 1111 1111
0111 1111 1111
+0.999512V
0
1111 1111 1111
0111 1111 1111
+0.999024V
0
1111 1111 1110
0111 1111 1110
+0.000488V
0
1000 0000 0001
0000 0000 0001
0.000000V
0
1000 0000 0000
0000 0000 0000
–0.000488V
0
0111 1111 1111
1111 1111 1111
–0.000976V
0
0111 1111 1110
1111 1111 1110
–0.999512V
0
0000 0000 0001
1000 0000 0001
–1.000000V
0
0000 0000 0000
1000 0000 0000
<–1.000000V
1
0000 0000 0000
1000 0000 0000
相關PDF資料 |
PDF描述 |
|---|---|
| VE-2TR-MX-S | CONVERTER MOD DC/DC 7.5V 75W |
| AD7829BRZ-REEL | IC ADC 8BIT 8CH 2MSPS 28-SOIC |
| VE-2T1-MX-S | CONVERTER MOD DC/DC 12V 75W |
| LTC1400CS8#TRPBF | IC A/D CONV 12BIT W/SHTDN 8-SOIC |
| D38999/24FH21BN | CONN HSG RCPT 21POS JAM NUT SCKT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2225IUH | 制造商:Linear Technology 功能描述:ADC Single Pipelined 10Msps 12-bit Parallel 32-Pin QFN EP |
| LTC2225IUH#PBF | 功能描述:IC ADC 12-BIT 10MSPS 3V 32-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 模數(shù)轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據接口:串行，SPI? 轉換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| LTC2225IUH#TR | 制造商:Linear Technology 功能描述:ADC Single Pipelined 10Msps 12-bit Parallel 32-Pin QFN EP T/R |
| LTC2225IUH#TRPBF | 功能描述:IC ADC 12BIT 10MSPS 3V 32-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據接口:串行 轉換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| LTC2226 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:14-Bit, 125/105Msps Low Power 3V ADCs |
發(fā)布緊急采購，3分鐘左右您將得到回復。