參數(shù)資料
型號: LTC2202IUK#TRPBF
廠商: Linear Technology
文件頁數(shù): 13/32頁
文件大?。?/td> 0K
描述: IC ADC 16-BIT 10MSPS 48-QFN
標(biāo)準(zhǔn)包裝: 2,000
位數(shù): 16
采樣率(每秒): 10M
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 165mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 48-QFN-EP(7x7)
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 1 個差分
配用: DC919A-F-ND - BOARD DEMO 16BIT MSPS LTC2202
DC890B-ND - BOARD USB DATA COLLECTION
LTC2203/LTC2202
20
22032fd
the new sample is small, the charging glitch seen at the
input will be small. If the input change is large, such as
the change seen with input frequencies near Nyquist, then
a larger charging glitch will be seen.
Common Mode Bias
The ADC sample-and-hold circuit requires differential
drive to achieve specied performance. Each input may
swing ±0.625V for the 2.5V range (PGA = 0) or ±0.417V
for the 1.667V range (PGA = 1), around a common mode
voltage of 1.25V. The VCM output pin (Pin 3) is designed
to provide the common mode bias level. VCM can be tied
directly to the center tap of a transformer to set the DC
input level or as a reference level to an op amp differential
driver circuit. The VCM pin must be bypassed to ground
close to the ADC with 2.2μF or greater.
Input Drive Impedence
As with all high performance, high speed ADCs the
dynamic performance of the LTC2203/LTC2202 can be
inuenced by the input drive circuitry, particularly the
second and third harmonics. Source impedance and
input reactance can inuence SFDR. At the rising edge of
CLK the sample and hold circuit will connect the 9.1pF
sampling capacitor to the input pin and start the sampling
period. The sampling period ends when CLK falls, hold-
ing the sampled input on the sampling capacitor. Ideally,
the input circuitry should be fast enough to fully charge
the sampling capacitor during the sampling period
1/(2FCLK); however, this is not always possible and the
incomplete settling may degrade the SFDR. The sampling
glitch has been designed to be as linear as possible to
minimize the effects of incomplete settling.
For the best performance it is recomended to have a source
impedence of 100Ω or less for each input. The source
impedence should be matched for the differential inputs.
Poor matching will result in higher even order harmonics,
especially the second.
INPUT DRIVE CIRCUITS
Figure 3 shows the LTC2203/LTC2202 being driven by an RF
transformer with a center-tapped secondary. The secondary
center tap is DC biased with VCM, setting the ADC input
signal at its optimum DC level. Figure 3 shows a 1:1 turns
ratio transformer. Other turns ratios can be used; however,
as the turns ratio increases so does the impedance seen by
the ADC. Source impedance greater than 50Ω can reduce
the input bandwidth and increase high frequency distor-
tion. A disadvantage of using a transformer is the loss of
low frequency response. Most small RF transformers have
poor performance at frequencies below 1MHz.
Figure 3. Single-Ended to Differential Conversion
Using a Transformer. Recommended for Input
Frequencies from 1MHz to 100MHz
LTC2203/
LTC2202
ANALOG
INPUT
T1 = COILCRAFT WBCI-IT OR
MA/COM ETC1-1T.
RESISTORS, CAPACITORS ARE
0402 PACKAGE SIZE, EXCEPT 2.2μF.
22032 F03
0.1μF
2.2μF
12pF
0.1μF
T1
1:1
25Ω
VCM
AIN+
AIN–
Figure 4. Using a Transmission Line Balun Transformer.
Recommended for Input Frequencies from 50MHz to 250MHz
0.1μF
AIN
+
AIN
4.7pF
2.2μF
4.7pF
VCM
ANALOG
INPUT
0.1μF
T1
1:1
T1 = MA/COM ETC1-1-13.
RESISTORS, CAPACITORS
ARE 0402 PACKAGE SIZE,
EXCEPT 2.2F.
22032 F04
25Ω
10Ω
25Ω
LTC2203/
LTC2202
Center-tapped transformers provide a convenient means
of DC biasing the secondary; however, they often show
poor balance at high input frequencies, resulting in large
2nd order harmonics.
Figure 4 shows transformer coupling using a transmis-
sion line balun transformer. This type of transformer has
much better high frequency response and balance than ux
coupled center tap transformers. Coupling capacitors are
added at the ground and input primary terminals to allow
the secondary terminals to be biased at 1.25V.
APPLICATIONS INFORMATION
相關(guān)PDF資料
PDF描述
LTC2205IUK-14#PBF IC ADC 14BIT 65MSPS 48-QFN
LTC2207IUK-14#PBF IC ADC 14BIT 105MSPS 48-QFN
LTC2220IUP-1#TRPBF IC ADC 12BIT 185MSPS 64-QFN
LTC2221IUP#TRPBF IC ADC 12-BIT 135MSPS 64-QFN
LTC2222IUK-11#TRPBF IC ADC 11BIT 105MSPS SAMPL 48QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2202UK 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 25Msps/10Msps ADCs
LTC2203 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 25Msps/10Msps ADCs
LTC2203CUK 制造商:Linear Technology 功能描述:ADC Single Pipelined 25Msps 16-bit Parallel 48-Pin QFN EP
LTC2203CUK#PBF 制造商:Linear Technology 功能描述:ADC Single Pipelined 25Msps 16-bit Parallel 48-Pin QFN EP 制造商:Linear Technology 功能描述:Single ADC Pipelined 25Msps 16-bit Parallel 48-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC 16-BIT 25MSPS 48-QFN 制造商:Linear Technology 功能描述:IC, ADC, 16BIT, 25MSPS, QFN-48, Resolution (Bits):16bit, Sampling Rate:25MSPS, Supply Voltage Type:Single, Supply Voltage Min:3.135V, Supply Voltage Max:3.465V, Supply Current:66mA, Digital IC Case Style:QFN, No. of Pins:48 , RoHS Compliant: Yes 制造商:Linear Technology 功能描述:MS-ADC/High Speed, 16-bit, 25Msps ADC
LTC2203CUK#TRPBF 制造商:Linear Technology 功能描述:ADC Single Pipelined 25Msps 16-bit Parallel 48-Pin QFN EP T/R 制造商:Linear Technology 功能描述:IC ADC 16-BIT 25MSPS 48-QFN