參數(shù)資料
型號(hào): LTC2143CUP-14#PBF
廠商: Linear Technology
文件頁(yè)數(shù): 16/38頁(yè)
文件大?。?/td> 0K
描述: IC ADC DUAL 14BIT 80 MSPS 64-QFN
標(biāo)準(zhǔn)包裝: 40
位數(shù): 14
采樣率(每秒): 80M
數(shù)據(jù)接口: 并聯(lián),串行,SPI
轉(zhuǎn)換器數(shù)目: 2
功率耗散(最大): 272mW
電壓電源: 模擬和數(shù)字
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 64-WFQFN 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝: 64-QFN(9x9)
包裝: 管件
輸入數(shù)目和類型: 2 個(gè)差分
配用: DC890B-ND - BOARD USB DATA COLLECTION
23
21454314fa
LTC2145-14/
LTC2144-14/LTC2143-14
50Ω
100Ω
0.1μF
T1 = MA/COM ETC1-1-13
RESISTORS AND CAPACITORS
ARE 0402 PACKAGE SIZE
50Ω
LTC2145-14
21454314 F12
ENC–
ENC+
T1
0.1μF
Figure 12. Sinusoidal Encode Drive
ENC+
ENC
PECL OR
LVDS
CLOCK
0.1μF
21454314 F13
LTC2145-14
Figure 13. PECL or LVDS Encode Drive
VDD
LTC2145-14
21454314 F10
ENC
ENC+
15k
VDD
DIFFERENTIAL
COMPARATOR
30k
Figure 10. Equivalent Encode Input Circuit
for Differential Encode Mode
30k
ENC+
ENC
21454314 F11
0V
1.8V TO 3.3V
LTC2145-14
CMOS LOGIC
BUFFER
Figure 11. Equivalent Encode Input Circuit
for Single-Ended Encode Mode
through 10kΩ equivalent resistance. The encode inputs
can be taken above VDD (up to 3.6V), and the common
mode range is from 1.1V to 1.6V. In the differential encode
mode, ENCshould stay at least 200mV above ground to
avoid falsely triggering the single ended encode mode.
For good jitter performance ENC+ and ENCshould have
fast rise and fall times.
The single-ended encode mode should be used with CMOS
encode inputs. To select this mode, ENCis connected to
ground and ENC+ is driven with a square wave encode input.
ENC+ can be taken above VDD (up to 3.6V) so 1.8V to 3.3V
CMOS logic levels can be used. The ENC+ threshold is 0.9V.
For good jitter performance ENC+ should have fast rise
and fall times. If the encode signal is turned off or drops
below approximately 500kHz, the A/D enters nap mode.
Clock Duty Cycle Stabilizer
For good performance the encode signal should have a
50% (±5%) duty cycle. If the optional clock duty cycle
stabilizer circuit is enabled, the encode duty cycle can
vary from 30% to 70% and the duty cycle stabilizer will
maintain a constant 50% internal duty cycle. If the encode
signal changes frequency, the duty cycle stabilizer circuit
requires one hundred clock cycles to lock onto the input
clock. The duty cycle stabilizer is enabled by mode control
register A2 (serial programming mode), or by CS (parallel
programming mode).
For applications where the sample rate needs to be changed
quickly, the clock duty cycle stabilizer can be disabled. If
the duty cycle stabilizer is disabled, care should be taken
to make the sampling clock have a 50% (±5%) duty cycle.
The duty cycle stabilizer should not be used below 5Msps.
DIGITAL OUTPUTS
Digital Output Modes
The LTC2145-14/LTC2144-14/LTC2143-14 can operate in
three digital output modes: full rate CMOS, double data
rate CMOS (to halve the number of output lines), or double
data rate LVDS (to reduce digital noise in the system.) The
output mode is set by mode control register A3 (serial
programming mode), or by SCK (parallel programming
APPLICATIONS INFORMATION
相關(guān)PDF資料
PDF描述
LTC2153IUJ-14#PBF IC ADC 14BIT DUAL 310MSPS 40QFN
LTC2158IUP-14#TRPBF IC ADC DUAL 14BIT 310M 64-QFN
LTC2172IUKG-14#TRPBF IC ADC 14BIT SER/PAR 65M 52-QFN
LTC2175IUKG-14#TRPBF IC ADC 14BIT 125MSPS QUAD 52QFN
LTC2202IUK#TRPBF IC ADC 16-BIT 10MSPS 48-QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2143IUP-12#PBF 功能描述:IC ADC DUAL 12BIT 80MSPS 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
LTC2143IUP-12#TRPBF 功能描述:IC ADC DUAL 12BIT 80MSPS 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
LTC2143IUP-14#PBF 功能描述:IC ADC DUAL 14BIT 80 MSPS 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
LTC2143IUP-14#TRPBF 功能描述:IC ADC DUAL 14BIT 80 MSPS 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
LTC2144-12 制造商:LINER 制造商全稱:Linear Technology 功能描述:12-Bit, 125Msps/105Msps/ 80Msps Low Power Dual ADCs